

SN8A1600 Series

USER'S MANUAL

General Release Specification

SN8A1602A

SN8A1604A

SONiX 8-Bit Micro-Controller

SONiX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONiX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONiX products are not designed, intended, or authorized for use as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONiX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONiX products for any such unintended or unauthorized application, Buyer shall indemnify and hold SONiX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONiX was negligent regarding the design or manufacture of the part.

AMENDENT HISTORY

Version	Date	Description
VER 1.90	Sep. 2002	V1.90 first issue

Table of Content

AMENDMENT HISTORY	2
-------------------------	---

1 PRODUCT OVERVIEW..... 9

GENERAL DESCRIPTION.....	9
SELECTION TABLE.....	9
FEATURES	10
SYSTEM BLOCK DIAGRAM.....	11
PIN ASSIGNMENT	12
PIN DESCRIPTIONS.....	13
PIN CIRCUIT DIAGRAMS	14

2 ADDRESS SPACES 15

PROGRAM MEMORY (ROM).....	15
<i>OVERVIEW</i>	15
<i>USER RESET VECTOR ADDRESS (0000H)</i>	16
<i>INTERRUPT VECTOR ADDRESS (0008H)</i>	16
<i>GENERAL PURPOSE PROGRAM MEMORY AREA</i>	18
<i>LOOK-UP TABLE DESCRIPTION</i>	18
<i>JUMP TABLE DESCRIPTION</i>	20
DATA MEMORY (RAM)	22
<i>OVERVIEW</i>	22
WORKING REGISTERS.....	23
<i>Y, Z REGISTERS</i>	23
<i>R REGISTERS</i>	24
PROGRAM FLAG	25
<i>CARRY FLAG</i>	25
<i>DECIMAL CARRY FLAG</i>	25
<i>ZERO FLAG</i>	25
ACCUMULATOR	26
STACK OPERATIONS	27
<i>OVERVIEW</i>	27

STACK REGISTERS.....	28
STACK OPERATION EXAMPLE.....	29
PROGRAM COUNTER.....	30
ONE ADDRESS SKIPPING	31
MULTI-ADDRESS JUMPING	32

3 ADDRESSING MODE..... 33

OVERVIEW	33
IMMEDIATE ADDRESSING MODE.....	33
DIRECTLY ADDRESSING MODE	33
INDIRECTLY ADDRESSING MODE	33

4 SYSTEM REGISTER..... 34

OVERVIEW	34
SYSTEM REGISTER ARRANGEMENT (BANK 0).....	34
BYTES of SYSTEM REGISTER	34
BITS of SYSTEM REGISTER.....	35
SYSTEM REGISTER DESCRIPTION	37
R – Working Register.....	37
Z – Working Register.....	38
Y – Working Register.....	39
PFLAG – Working Register.....	40
PUR – I/O PORT Pull-Up Register.....	41
PEDGE – I/O PORT Pull-Up Register.....	42
PIW – Port 1 Wakeup Function Register.....	43
P1M – Port 1 Input/Output Direction Register.....	44
P2M – Port 2 Input/Output Direction Register.....	45
P5M – Port 5 Input/Output Direction Register (SN8A1604A Only).....	46
INTRQ – Interrupt Request Register	47
INTEN – Interrupt Enable Register.....	48
OSCM – Oscillator Register.....	49
PCL – Program Counter Low Byte Register	50
PCH – Program Counter High Byte Register	51
P0 – Port 0 Data Register	52

<i>P1 – Port 1 Data Register</i>	<i>53</i>
<i>P2 – Port 2 Data Register</i>	<i>54</i>
<i>P5 – Port 5 Data Register (SN8A1604A Only)</i>	<i>55</i>
<i>T0M – T0 Basic Timer Register (SN8A1602A Only).....</i>	<i>56</i>
<i>TC0M – TC0 Timer Counter Register (SN8A1602A Only).....</i>	<i>57</i>
<i>TC0C – Timer 0 Counter Register (SN8A1602A Only).....</i>	<i>58</i>
<i>TC1M – TC1 Timer Counter Register (SN8A1604A Only).....</i>	<i>59</i>
<i>TC1C – Timer 1 Counter Register (SN8A1604A Only).....</i>	<i>60</i>
<i>TC1R – Timer 1 Auto-Reload Register (SN8A1604A Only).....</i>	<i>61</i>
<i>STKP – Stack Pointer Register.....</i>	<i>62</i>
<i>@YZ – Index Data Buffer Register.....</i>	<i>63</i>

5

POWER ON RESET 64

<i>OVERVIEW</i>	<i>64</i>
<i>EXTERNAL RESET DESCRIPTION</i>	<i>65</i>
<i>LOW VOLTAGE DETECTOR (LVD) DESCRIPTION.....</i>	<i>66</i>

6

OSCILLATORS 67

<i>OVERVIEW</i>	<i>67</i>
<i>CLOCK BLOCK DIAGRAM</i>	<i>67</i>
<i>OSCM REGISTER DESCRIPTION.....</i>	<i>68</i>
<i>EXTERNAL HIGH-SPEED OSCILLATOR.....</i>	<i>69</i>
<i>OSCILLATOR MODE CODE OPTION.....</i>	<i>69</i>
<i>OSCILLATOR DEVIDE BY 2 CODE OPTION.....</i>	<i>69</i>
<i>OSCILLATOR SAFE GUARD CODE OPTION.....</i>	<i>69</i>
<i>SYSTEM OSCILLATOR CIRCUITS</i>	<i>70</i>
<i>External RC Oscillator Frequency Measurement</i>	<i>71</i>
<i>INTERNAL LOW-SPEED OSCILLATOR</i>	<i>72</i>
<i>SYSTEM MODE DESCRIPTION.....</i>	<i>73</i>
<i>OVERVIEW</i>	<i>73</i>
<i>NORMAL MODE.....</i>	<i>73</i>
<i>SLOW MODE</i>	<i>73</i>
<i>GREEN MODE (SN8A1602A Only).....</i>	<i>73</i>
<i>POWER DOWN MODE</i>	<i>73</i>

SYSTEM MODE CONTROL	74
SYSTEM MODE SWITCHING	75
WAKEUP TIME	76
OVERVIEW	76
HARDWARE WAKEUP	76

7

TIMERS 77

WATCHDOG TIMER (WDT)	77
TIMER0 (TC0) (SN8A1602A ONLY)	78
OVERVIEW	78
TC0M MODE REGISTER	79
TC0C COUNTING REGISTER	80
TC0 TIMER OPERATION SEQUENCE	81
TIMER1 (TC1) (SN8A1604A ONLY)	82
OVERVIEW	82
TC1M MODE REGISTER	83
TC1C COUNTING REGISTER	84
TC1R AUTO-LOAD REGISTER	85
TC1 TIMER COUNTER OPERATION SEQUENCE	86
TC1 CLOCK FREQUENCY OUTPUT (BUZZER)	88
PWM FUNCTION DESCRIPTION (SN8P1604 ONLY)	89
OVERVIEW	89
PWM PROGRAM DESCRIPTION	90

8

INTERRUPT..... 91

OVERVIEW	91
INTEN INTERRUPT ENABLE REGISTER	92
INTRQ INTERRUPT REQUEST REGISTER	92
INTERRUPT OPERATION DESCRIPTION	93
GIE GLOBAL INTERRUPT OPERATION	93
INT0 (P0.0) INTERRUPT OPERATION	94
TC0/TC1 INTERRUPT OPERATION	95
MULTI-INTERRUPT OPERATION	96

9

I/O PORT	97
----------------	----

OVERVIEW	97
I/O PORT FUNCTION TABLE.....	98
I/O PORT MODE.....	99
I/O PORT DATA REGISTER	100

10

PCB LAYOUT NOTICE	101
-------------------------	-----

POWER CIRCUIT	101
<i>The right placement of bypass capacitors in single VDD case.....</i>	<i>101</i>
<i>The right placement of bypass capacitors in multiple VDD case</i>	<i>102</i>
GENERAL PCB POWER LAYOUT.....	103
EXTERNAL OSCILLATOR CIRCUIT	104
Crystal/Ceramic Resonator Oscillator Circuit	104
RC Type Oscillator Circuit.....	105
EXTERNAL RESET CIRCUIT	106
SN8A17xx Series OTP Micro-controller.....	106
SN8A1600 Series OTP Micro-controller and All Series MASK Micro-controller	107

11

CODE OPTION TABLE	108
-------------------------	-----

12

CODING ISSUE	109
--------------------	-----

TEMPLATE CODE	109
CHIP DECLARATION IN ASSEMBLER.....	113
PROGRAM CHECK LIST	113

13	INSTRUCTION SET TABLE	114
-----------	------------------------------------	------------

14	ELECTRICAL CHARACTERISTIC	115
-----------	--	------------

ABSOLUTE MAXIMUM RATING.....	115
------------------------------	-----

STANDARD ELECTRICAL CHARACTERISTIC.....	115
---	-----

15	PACKAGE INFORMATION	116
-----------	----------------------------------	------------

SOP28PIN	116
----------------	-----

SK-DIP28PIN	117
-------------------	-----

1 PRODUCT OVERVIEW

GENERAL DESCRIPTION

The SN8A1600 series is an 8-bit micro-controller utilized CMOS technology and featured with low power consumption and high performance by its unique electronic structure.

SN8A1602A is designed with the excellent IC structure including the program memory up to 1K-word MASK ROM, data memory of 48-bytes RAM, one 8-bit timer (TC0), a watchdog timer, two interrupt sources (TC0, INT0), and 4-level stack buffers.

More expansion functions come with SN8A1604A, such like 4K-work MASK ROM, more data memory of 128-byte RAM, 8-bit timer named TC1, and buzzer function for different application. More details listed below.

Besides, user can choose desired oscillator configuration for the controller. There are four external oscillator configurations to select for generating system clock, including High/Low speed crystal, ceramic resonator or cost-saving RC. SN8A1600 also includes an internal RC oscillator for slow mode controlled by programming.

SELECTION TABLE

CHIP	ROM	RAM	Stack	Timer		I/O	Green Mode	PWM	Wakeup	Package
				TC0	TC1			Buzzer	Pin no.	
SN8A1602A	1K*16	48	4	V	-	14	V	-	6	Die from only
SN8A1604A	4K*16	128		-	V	24	-	1	12	SKDIP28/SOP28

FEATURES

- ◆ **Memory configuration**
MASK ROM size: 1K * 16-bit. (SN8A1602A)
RAM size: 48 * 8-bit. (SN8A1602A)
MASK ROM size: 4K * 16-bit. (SN8A1604A)
RAM size: 128 * 8-bit. (SN8A1604A)
- ◆ **I/O pin configuration**
(SN8A1602A 14 pins, SN8A1604A 24 pins)
Input only: P0
Bi-directional: P1, P2, P5
Wakeup: P0, P1
Pull-up resistors: P0, P1, P2, P5
External interrupt: P0
- ◆ **One 8-bit timer counters.**
(TC1 for SN8A1604A, TC0 for others)
- ◆ **On chip watchdog timer.**
- ◆ **Four levels stack buffer.**
- ◆ **57 powerful instructions**
Four clocks per instruction cycle
All of instructions are one word length.
Most of instructions are one cycle only.
Maximum instruction cycle is two.
All ROM area JMP instruction.
All ROM area lookup table function (MOVC)
- ◆ **Two interrupt sources**
One internal interrupt: TC0. (SN8A1602A)
One internal interrupt: TC1. (SN8A1604A)
One external interrupt: INT0.
- ◆ **One channel 8-bits PWM or Buzzer output.**
(SN8A1604A only)
- ◆ **Dual clock system offers four operating modes**
External high clock: RC type up to 10 MHz
External high clock: Crystal type up to 16 MHz
Internal low clock: RC type 16KHz(3V), 32KHz(5V)
Normal mode: Both high and low clock active
Slow mode: Low clock only
Sleep mode: Both high and low clock stop

Green mode: periodical wakeup by timer
(SN8A1602A Only)
- ◆ **Package (Chip form support)**
SKDIP28 (SN8A1604A)
SOP28 (SN8A1604A)


Note: SN8A1602A support dice form only

➤ **SN8A1602A**



PIN ASSIGNMENT

➤ SN8A1602A: Support dice form only



➤ SN8A1604A (SKDIP 28 and SOP 28 PIN)

P0.1	1	U	28	RESET/P0.3
VDD	2		27	XIN
P0.2	3		26	XOUT/Fcpu
VSS	4		25	P2.7
P0.0/INT0	5		24	P2.6
P5.0	6		23	P2.5
P5.1	7		22	P2.4
P5.2	8		21	P2.3
P5.3/BZ1/PWM1	9		20	P2.2
P1.0	10		19	P2.1
P1.1	11		18	P2.0
P1.2	12		17	P1.7
P1.3	13		16	P1.6
P1.4	14		15	P1.5

SN8A1604AK

SN8A1604AS

PIN DESCRIPTIONS

➤ SN8A1602A


PAD NAME	TYPE	DESCRIPTION
VDD, VSS	P	Power supply input pins for digital circuit.
RST	P/I	System reset input pin. Schmitt trigger structure, low active, normal stay to "high".
XIN	I	External oscillator input pin. RC mode from XIN.
XOUT/P1.4	I/O	External oscillator output pin. In RC mode is P1.4 I/O.
P0.0 / INT0	I	Port 0.0 and shared with INT0 trigger pin (Schmitt trigger) / Built-in pull-up resistors.
P1.0 ~ P1.4	I/O	Port 1.0~Port 1.4 bi-direction pins / Built-in pull-up resistors.
P2.0 ~ P2.7	I/O	Port 2.0~Port 2.7 bi-direction pins / Built-in pull-up resistors.

➤ SN8A1604A

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	P	Power supply input pins.
RST/P0.3	I	System reset inputs pin. Schmitt trigger structure, active "low", normal stay to "high".
XIN	I	External oscillator input pin.
XOUT/Fcpu	I/O	External oscillator output pin. RC Mode as the Fcpu output
P0.0/INT0	I	Port 0.0 and INT0 trigger pin with Schmitt trigger structure or wakeup from sleep mode Built-in pull-up resistors.
P0.1	I	P0.1 with wakeup function / Built-in pull-up resistors.
P0.2	I	P0.2 with wakeup function. Connect 10K Ohm resistor to VDD (pull high) if P0.2 is unused. Built-in pull-up resistors.
P1.0 ~ P1.7	I/O	Port 1.0 ~ Port 1.7 bi-direction pins with sleep mode wakeup function Built-in pull-up resistors.
P2.0 ~ P2.7	I/O	Port 2.0 ~ Port 2.7 bi-direction pins. Built-in pull-up resistors.
P5.0 ~ P5.3	I/O	P5.0 ~ P5.3 bi-direction pin, P5.3 as TC1 output for PWM and Buzzer function Built-in pull-up resistors.


PIN CIRCUIT DIAGRAMS

➤ SN8A1602A



➤ **Note:** All of the latch output circuits are push-pull structures.

➤ SN8A1604A



➤ **Note:** The pull-up resistor can be set up by the code option in the programming phase.

2 ADDRESS SPACES

PROGRAM MEMORY (ROM)

OVERVIEW

The SN8A1600 provides the program memory up to 1024 * 16-bit (4096 *16-bit for SN8A1604A) to be addressed and is able to fetch instructions through 10-bit wide PC (Program Counter). It can look up ROM data by using ROM code registers (R, Y, Z).

- 1-word reset vector addresses
- 1-word interrupt vector addresses
- 1K words general purpose area (SN8A1602A)
- 4K words general purpose area (SN8A1604A)
- 5-word reserved area

All of the program memory is partitioned into two coding areas, located from 0000H to 000FH and from 0009H to 03FEH/0FFEh. The former area is assigned for executing reset vector and interrupt vector. The later area is for storing instruction's OP-code and look-up table's data. User's program is in the last area (0009H~03FEH/0FFEh).

SN8A1604 A	SN8A1602A	ROM	
0000H	0000H	Reset vector	User reset vector
0001H	0001H	General purpose area	Jump to user start address
0002H	0002H		Jump to user start address
0003H	0003H		Jump to user start address
0004H	0004H		
0005H	0005H	Reserved	
0006H	0006H		
0007H	0007H		
0008H	0008H		
0009H	0009H	Interrupt vector	User interrupt vector
.	.		User program
.	.		
000FH	000FH		
0010H	0010H		
0011H	0011H	General purpose area	
.	.		
.	.		
0FFEh	03FEh		
0FFFh	03FFh	Reserved	End of user program

USER RESET VECTOR ADDRESS (0000H)

A 1-word vector address area is used to execute system reset. After power on reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. The following example shows the way to define the reset vector in the program memory.

➤ **Example: After power on reset, external reset active or reset by watchdog timer overflow.**

CHIP SN8A1602A

```

                ORG      0                ; 0000H
                JMP      START            ; Jump to user program address.
                .                ; 0004H ~ 0007H are reserved

                ORG      10H              ; 0010H, The head of user program.
START:          .                ; User program
                .
                .
                .
                ENDP                    ; End of program

```

INTERRUPT VECTOR ADDRESS (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

➤ **Example 1: This demo program includes interrupt service routine and the user program is behind the interrupt service routine.**

CHIP SN8A1602A

```

.DATA
PFLAGBUF
.CODE

                ORG      0                ; 0000H
                JMP      START            ; Jump to user program address.
                .                ; 0004H ~ 0007H are reserved

                ORG      8                ; Interrupt service routine
B0XCH          A, ACCBUF                ; B0XCH doesn't change C, Z flag
B0MOV          A, PFLAG
B0MOV          PFLAGBUF, A              ; Save PFLAG register in a buffer
                .
                .
B0MOV          A, PFLAGBUF
B0MOV          PFLAG, A                ; Restore PFLAG register from buffer
B0XCH          A, ACCBUF                ; B0XCH doesn't change C, Z flag
RETI                                ; End of interrupt service routine

                .
START:          .                ; The head of user program.
                .                ; User program
                .
                JMP      START            ; End of user program

                ENDP                    ; End of program

```


- ➡ **Example 2: The demo program includes interrupt service routine and the address of interrupt service routine is in a special address of general-purpose area.**

CHIP SN8A1602A

```

.DATA      PFLAGBUF
.CODE

      ORG      0          ; 0000H
      JMP      START      ; Jump to user program address.
                          ; 0001H ~ 0007H are reserved

      ORG      08
      JMP      MY_IRQ      ; 0008H, Jump to interrupt service routine address

START:      ORG      10H          ; 0010H, The head of user program.
          .          ; User program
          .
          .
          JMP      START          ; End of user program

MY_IRQ:      ; The head of interrupt service routine
      B0XCH      A, ACCBUF      ; B0XCH doesn't change C, Z flag
      B0MOV      A, PFLAG
      B0MOV      PFLAGBUF, A    ; Save PFLAG register in a buffer
      .
      .
      B0MOV      A, PFLAGBUF
      B0MOV      PFLAG, A      ; Restore PFLAG register from buffer
      B0XCH      A, ACCBUF      ; B0XCH doesn't change C, Z flag
      RETI          ; End of interrupt service routine

      ENDP          ; End of program

```

- **Remark: It is easy to get the rules of SONiX program from demo programs given above. These points are as following.**

1. The address 0000H is a "JMP" instruction to make the program go to general-purpose ROM area. The 0004H~0007H are reserved. Users have to skip 0004H~0007H addresses. It is very important and necessary.

- **2. The interrupt service starts from 0008H. Users can put the whole interrupt service routine from 0008H (Example1) or to put a "JMP" instruction in 0008H then place the interrupt service routine in other general-purpose ROM area (Example2) to get more modularized coding style.**

GENERAL PURPOSE PROGRAM MEMORY AREA

The 1017/4089-word at ROM locations 0009H~03FEH/0FFEH are used as general-purpose memory. The area is stored instruction's op-code and look-up table data. The SN8A1600 includes jump table function by using program counter (PC) and look-up table function by using ROM code registers (R, Y, Z).

The boundary of program memory is separated by the high-byte program counter (PCH) every 100H. In jump table function and look-up table function, the program counter can't leap over the boundary by program counter automatically. Users need to modify the PCH value to "PCH+1" when the PCL overflows (from 0FFH to 000H).

LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to the bit 8~bit 15 and Z register to the bit 0~bit 7 data of ROM address. After MOVC instruction is executed, the low-byte data of ROM then will be stored in ACC and high-byte data stored in R register.

➤ **Example: To look up the ROM data located "TABLE1".**

```

B0MOV    Y, #TABLE1$M    ; To set lookup table1's middle address
B0MOV    Z, #TABLE1$L    ; To set lookup table1's low address.
MOVC     ; To lookup data, R = 00H, ACC = 35H
;
; Increment the index address for next address
INCMS    Z                ; Z+1
JMP      @F               ; Not overflow
INCMS    Y                ; Z overflow (FFH → 00), → Y=Y+1
NOP      ; Not overflow
;
@@:      MOVC              ; To lookup data, R = 51H, ACC = 05H.
;
TABLE1:  .                ;
          DW      0035H    ; To define a word (16 bits) data.
          DW      5105H    ;
          DW      2012H    ;
          .               ;

```

➤ **CAUTION:** The Y register can't increase automatically if Z register cross boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid loop-up table errors. If Z register overflow, Y register must be added one. The following INC_YZ macro shows a simple method to process Y and Z registers automatically.

➤ **Note:** Because the program counter (PC) is only 12-bit, the X register is useless in the application. Users can omit "B0MOV X, #TABLE1\$H". SONiX ICE support more larger program memory addressing capability. So make sure X register is "0" to avoid unpredicted error in loop-up table operation.

➤ **Example: INC_YZ Macro**

```

INC_YZ    MACRO
          INCMS    Z                ; Z+1
          JMP      @F               ; Not overflow
;
          INCMS    Y                ; Y+1
          NOP      ; Not overflow
@@:
          ENDM

```

The other coding style of loop-up table is to add Y or Z index register by accumulator. Be careful if carry happen. Refer following example for detailed information:

➡ **Example: Increase Y and Z register by B0ADD/ADD instruction**

```
B0MOV    Y, #TABLE1$M    ; To set lookup table's middle address.
B0MOV    Z, #TABLE1$L    ; To set lookup table's low address.
```

```
B0MOV    A, BUF          ; Z = Z + BUF.
B0ADD    Z, A
```

```
B0BTS1   FC              ; Check the carry flag.
JMP      GETDATA         ; FC = 0
INCMS    Y               ; FC = 1. Y+1.
NOP
```

```
GETDATA:
MOV      ;
          ; To lookup data. If BUF = 0, data is 0x0035
          ; If BUF = 1, data is 0x5105
          ; If BUF = 2, data is 0x2012
          ;
          ;
          ;
```

```
TABLE1:
DW       .               ; To define a word (16 bits) data.
DW       0035H
DW       5105H
DW       2012H
          ;
          ;
          ;
```

JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. The new program counter (PC) points to a series jump instructions as a listing table. The way is easy to make a multi-stage program.

When carry flag occurs after executing of "ADD PCL, A", it will not affect PCH register. Users have to check if the jump table leaps over the ROM page boundary or the listing file generated by SONiX assembly software. If the jump table leaps over the ROM page boundary (e.g. from 0xFFH to 0x00H), move the jump table to the top of next program memory page (0x00H). **Here one page mean 256 words.**

➤ Example :

```

ORG      0X0100      ; The jump table is from the head of the ROM boundary

B0ADD    PCL, A      ; PCL = PCL + ACC, the PCH can't be changed.
JMP      A0POINT     ; ACC = 0, jump to A0POINT
JMP      A1POINT     ; ACC = 1, jump to A1POINT
JMP      A2POINT     ; ACC = 2, jump to A2POINT
JMP      A3POINT     ; ACC = 3, jump to A3POINT

```

In following example, the jump table starts at 0x00FD. When execute B0ADD PCL, A. If ACC = 0 or 1, the jump table points to the right address. If the ACC is larger then 1 will cause error because PCH doesn't increase one automatically. We can see the PCL = 0 when ACC = 2 but the PCH still keep in 0. The program counter (PC) will point to a wrong address 0x0000 and crash system operation. It is important to check whether the jump table crosses over the boundary (0xFFH to 0x00H). A good coding style is to put the jump table at the start of ROM boundary (e.g. 0100H).

➤ Example: If "jump table" crosses over ROM boundary will cause errors.

ROM Address

```

.      .
.      .
.      .
0X00FD B0ADD    PCL, A      ; PCL = PCL + ACC, the PCH can't be changed.
0X00FE JMP      A0POINT     ; ACC = 0
0X00FF JMP      A1POINT     ; ACC = 1
0X0100 JMP      A2POINT     ; ACC = 2  ← jump table cross boundary here
0X0101 JMP      A3POINT     ; ACC = 3
.      .
.      .

```

SONiX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

```

@JMP_A      MACRO      VAL
IF          (($+1) !& 0XFF00) != (($+(VAL)) !& 0XFF00)
JMP         ($ | 0XFF)
ORG         ($ | 0XFF)
ENDIF
ADD         PCL, A
ENDM

```

➤ **Note: "VAL" is the number of the jump table listing number.**

➡ Example: “@JMP_A” application in SONiX macro file called “MACRO3.H”.

B0MOV	A, BUF0	; “BUF0” is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; If ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is from 00FDH to 0101H, the “@JMP_A” macro will make the jump table to start from 0100h.

DATA MEMORY (RAM)

OVERVIEW

The SN8A1600 has internally built-in data memory up to 48/128 bytes for storing the general-purpose data.

- 48 * 8-bit general purpose area in bank 0 (SN8A1602A)
- 128 * 8-bit general purpose area in bank 0 (SN8A1604A)
- 128 * 8-bit system register area

The memory is separated into bank 0. The bank 0 uses the first 48/128 bytes as general-purpose area, and the remaining 128 bytes as system register.

	SN8A1604A	SN8A1602A	RAM location	
BANK 0	000h	000h	General purpose area	000h~02FH/07FH of Bank 0 store general-purpose data (48 bytes /128bytes).
	"	"		
	"	"		
	"	"		
	"	"		
	"	"		
	07Fh	02Fh		
	080h	080h	System register	080h~0FFh of Bank 0 store system registers (128 bytes).
	"	"		
	"	"		
	"	"		
	"	"		
	"	"		
	0FFh	0FFh	End of bank 0 area	

- **Note:** The undefined locations of system register area are logic "high" after executing read instruction "MOV A, M".

WORKING REGISTERS

The RAM bank0 locations 82H to 84H store the specially defined registers such as register R, Y, Z, respectively shown in the following table. These registers can use as the general-purpose working buffer or access ROM's and RAM's data. For instance, all of the ROM table can be looked-up by R, Y and Z registers. The data of RAM memory can be indirectly accessed with Y and Z registers.

	082H	083H	084H
RAM	R	Z	Y
	R/W	R/W	R/W

Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers. First, Y and Z registers can be used as working registers. Second, these two registers can be used as data pointers for @YZ register. Third, the registers can address ROM location to look up ROM data.

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Y	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The @YZ that is data point_1 index buffer located at address 0E7H in RAM bank 0. It employs Y and Z registers to addressing RAM location to read/write data through ACC. The Lower 4-bit of Y register points to RAM bank number and Z register to RAM address number, respectively. The higher 4-bit data of Y register is truncated in RAM indirectly access mode.

➤ **Example: Following example uses indirectly addressing mode to access data in the RAM address 025H of bank0.**

```
B0MOV    Y, #00H      ; To set RAM bank 0 for Y register
B0MOV    Z, #25H      ; To set location 25H for Z register
B0MOV    A, @YZ       ; To read a data into ACC
```

➤ **Example: Clear general-purpose data memory area of bank 0 using @YZ register.**

```
B0MOV    Y, #0        ; Y = 0, bank 0
B0MOV    Z, #07FH     ; Y = 7FH, the last address of the data memory area
```

CLR_YZ_BUF:

```
CLR      @YZ          ; Clear @YZ to be zero

DECMS    Z            ; Y - 1, if Y= 0, finish the routine
JMP      CLR_YZ_BUF   ; Not zero
```

```
CLR      @YZ
```

END_CLR: ; End of clear general purpose data memory area of bank 0

➤ **Note: Please consult the “LOOK-UP TABLE DESCRIPTION” about Y, Z register look-up table application.**

R REGISTERS

R register is an 8-bit buffer. There are two major functions of the register. First, R register can be used as working register. Second, the R register stores high-byte data of look-up ROM data. After MOVC instruction executed, the high-byte data of specified ROM address will store in R register and the low-byte data in ACC.

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ **Note: Please consult the “LOOK-UP TABLE DESCRIPTION” about R register look-up table application.**

PROGRAM FLAG

The PFLAG includes carry flag (C), decimal carry flag (DC) and zero flag (Z). If the result of operating is zero or there is carry, borrow occurrence, then these flags will be set to PFLAG register.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	-	-	-	-	-	C	DC	Z
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

CARRY FLAG

C = 1: When executed arithmetic addition with overflow or executed arithmetic subtraction without borrow or executed rotation instruction with logic "1" shifting out.

C = 0: When executed arithmetic addition without overflow or executed arithmetic subtraction with borrow or executed rotation instruction with logic "0" shifting out.

DECIMAL CARRY FLAG

DC = 1: If executed arithmetic addition with overflow of low nibble or executed arithmetic subtraction without borrow of low nibble.

DC = 0: If executed arithmetic addition without overflow of low nibble or executed arithmetic subtraction with borrow of low nibble.

ZERO FLAG

Z = 1: When the content of ACC or target memory is zero after executing instructions involving a zero flag.

Z = 0: When the content of ACC or target memory is not zero after executing instructions involving a zero flag.

ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register.

ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction. Execute "MOV" to read/write ACC value.

➡ Example: Read and write ACC value.

; Read ACC data and store in BUF data memory

```
MOV      BUF, A
```

; Write a immediate data into ACC

```
MOV      A, #0FH
```

; Write ACC data from BUF data memory

```
MOV      A, BUF
```

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be exchanged to other data memories defined by users. Thus, once interrupt occurs, these data must be stored in the data memory based on the user's program as follows.

➡ Example: Protect ACC and working registers.

```
ACCBUF      EQU      00H      ; ACCBUF is ACC data buffer.
PFLAGBUF    EQU      01H      ; PFLAGBUF is PFLAG data buffer.
```

INT_SERVICE:

```
B0XCH      A, ACCBUF      ; Store ACC value
B0MOV      A, PFLAG      ; Store PFLAG value
B0MOV      PFLAGBUF, A
```

```
.
.
.
```

```
B0MOV      A, PFLAGBUF    ; Re-load PFLAG value
B0MOV      PFLAG, A
B0XCH      A, ACCBUF      ; Re-load ACC
```


```
RETI      ; Exit interrupt service vector
```

➤ **Note:** To save and re-load ACC data must be used "B0XCH" instruction, or the PLAGE value maybe modified by ACC.

STACK OPERATIONS

OVERVIEW

The stack buffer of SN8A1600 has 4-level high area and each level is 10-bit length. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine is executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer of kernel circuit. The STKnH and STKnL are the 10-bit stack buffers to store program counter (PC) data.



STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 10-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

STKPBn: Stack pointer. (n = 0 ~ 2)

GIE: Global interrupt control bit. 0 = disable, 1 = enable. There is more on this in interrupt chapter.

➤ Example: Stack pointer (STKP) reset routine.

```
MOV      A, #00000111B
B0MOV    STKP, A
```

STKn = <STKnH, STKnL> (n = 3H ~ 0H)

➤ SN8A1602A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	-	-	SnPC9	SnPC8
Read/Write	-	-	-	-	-	-	R/W	R/W
After reset	-	-	-	-	-	-	0	0

➤ SN8A1604A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	SnPC11	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

➤ SN8A1602A/1604A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

STKnH: Store PCH data as interrupt or call executing. The n expressed 8 ~ 11.

STKnL: Store PCL data as interrupt or call executing. The n expressed 0 ~ 7.

STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	STKP Register			Stack Buffer		Description
	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
> 4	0	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	STKP Register			Stack Buffer		Description
	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	
4	0	1	0	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-

PROGRAM COUNTER

The program counter (PC) is a 10-bit binary counter separated into the high-byte 2 bits and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 9.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
After reset	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0
	PCH								PCL							

ONE ADDRESS SKIPPING

There are 9 instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is matched, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is matched, the PC will add 2 steps to skip next instruction.

	B0BTS1	FC	; To skip, if Carry_flag = 1
	JMP	C0STEP	; Else jump to C0STEP.
C0STEP:	.	NOP	
	B0MOV	A, BUF0	; Move BUF0 value to ACC.
	B0BTS0	FZ	; To skip, if Zero flag = 0.
	JMP	C1STEP	; Else jump to C1STEP.
C1STEP:	.	NOP	

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

	CMPRS	A, #12H	; To skip, if ACC = 12H.
	JMP	C0STEP	; Else jump to C0STEP.
C0STEP:	.	NOP	

If the result after increasing or decreasing by 1 is 0xffh or 0x00h, the PC will add 2 steps to skip next instruction.

INCS instruction:

	INCS	BUF0	; To skip, if BUF0 = 0X00H.
	JMP	C0STEP	; Else jump to C0STEP.
C0STEP:	.	NOP	

INCMS instruction:

	INCMS	BUF0	; To skip, if BUF0 = 0X00H.
	JMP	C0STEP	; Else jump to C0STEP.
C0STEP:	.	NOP	

DECS instruction:

	DECS	BUF0	; To skip, if BUF0 = 0XFFH.
	JMP	C0STEP	; Else jump to C0STEP.
C0STEP:	.	NOP	

DECMS instruction:

	DECMS	BUF0	; To skip, if BUF0 = 0XFFH.
	JMP	C0STEP	; Else jump to C0STEP.
C0STEP:	.	NOP	

MULTI-ADDRESS JUMPING

Users can jump round multi-address by either JMP instruction or ADD M, An instruction (M = PCL) to activate multi-address jumping function. If carry flag occurs after execution of ADD PCL, A, the carry flag will not affect PCH register.

⇒ **Example: If PC = 0323H (PCH = 03H, PCL = 23H)**

```
; PC = 0323H
MOV      A, #28H
B0MOV    PCL, A          ; Jump to address 0328H
.
.
.
; PC = 0328H
MOV      A, #00H
B0MOV    PCL, A          ; Jump to address 0300H
```

⇒ **Example: If PC = 0323H (PCH = 03H, PCL = 23H)**

```
; PC = 0323H
B0ADD    PCL, A          ; PCL = PCL + ACC, the PCH cannot be changed.
JMP      A0POINT         ; If ACC = 0, jump to A0POINT
JMP      A1POINT         ; ACC = 1, jump to A1POINT
JMP      A2POINT         ; ACC = 2, jump to A2POINT
JMP      A3POINT         ; ACC = 3, jump to A3POINT
.
.
.
```


3 ADDRESSING MODE

OVERVIEW

The SN8A1600 provides three addressing modes to access RAM data, including immediate addressing mode, directly addressing mode and indirectly address mode. The main purpose of the three different modes is described in the following table.

IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location ("MOV A, #I", "B0MOV M, #I") in ACC or specific RAM.

Immediate addressing mode

MOV A, #12H ; To set an immediate data 12H into ACC

DIRECTLY ADDRESSING MODE

The directly addressing mode uses address number to access memory location ("MOV A, 12H", "MOV 12H, A").

Directly addressing mode

B0MOV A, 12H ; To get a content of location 12H of bank 0 and save in ACC

INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to set up an address in data pointer registers (Y/Z) and uses MOV instruction to read/write data between ACC and @YZ register ("MOV A, @YZ", "MOV @YZ, A").

➡ Example: Indirectly addressing mode with @YZ register

CLR	Y	; To clear Y register to access RAM bank 0.
B0MOV	Z, #12H	; To set an immediate data 12H into Z register.
B0MOV	A, @YZ	; Use data pointer @YZ reads a data from RAM location
		; 012H into ACC.

4 SYSTEM REGISTER

OVERVIEW

The RAM area located in 80H~FFH bank 0 is system register area. The main purpose of system registers is to control peripheral hardware of the chip. Using system registers can control I/O ports, timers and counters by programming. The memory map provides an easy and quick reference source for writing application program. These system registers accessing is controlled by the selected memory bank (RBANK = 0) or the bank 0 read/write instruction (B0MOV, B0BSET, B0BCLR...).

SYSTEM REGISTER ARRANGEMENT (BANK 0)

BYTES of SYSTEM REGISTER

➤ SN8A1602A

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
8	-	-	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PUR	PEDGE
C	P1W	P1M	P2M	-	-	-	-	-	INTRQ	INTEN	OSCM	-	-	-	PCL	PCH
D	P0	P1	P2	-	-	-	-	-	T0M	-	TC0M	TC0C	-	-	-	STKP
E	-	-	-	-	-	-	-	@YZ	-	-	-	-	-	-	-	-
F	-	-	-	-	-	-	-	-	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

➤ SN8A1604A

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
8	-	-	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PUR	PEDGE
C	P1W	P1M	P2M	-	-	P5M	-	-	INTRQ	INTEN	OSCM	-	-	-	PCL	PCH
D	P0	P1	P2	-	-	P5	-	-	-	-	-	-	TC1M	TC1C	TC1R	STKP
E	-	-	-	-	-	-	-	@YZ	-	-	-	-	-	-	-	-
F	-	-	-	-	-	-	-	-	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

Description

PFLAG = ROM page and special flag register.

P1W = Port 1 wakeup register.

PnM = Port n input/output mode register.

INTRQ = Interrupt request register.

OSCM = Oscillator mode register.

TCnM = Timer n mode register.

T0M.1= TC0GN, TC0 green mode wakeup flag.

STKP = Stack pointer buffer.

@YZ = RAM YZ indirect addressing index pointer.

R = Working register and ROM look-up data buffer.

Y, Z = Working, @YZ and ROM addressing register.

Pn = Port n data buffer.

INTEN = Interrupt enable register.

PCH, PCL = Program counter.

TCnC = Timer n counting register.

TC1R= TC1 8-bit reload register.

STK0~STK3 = Stack 0 ~ stack 3 buffer.

➤ Note:

- All register names had been declared in SN8ASM assembler.
- 1-bit register name had been declared in SN8ASM assembler with "F" prefix code.
- When using instruction to check empty location, logic "H" will be returned.
- "b0bset", "b0bclr", "bset", "bclr" instructions only support "R/W" registers.

BITS of SYSTEM REGISTER

➤ **SN8A1602A system register table**

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	-	-	-	-	-	C	DC	Z	R/W	PFLAG
0BEH	-	-	-	-	-	PUR2	PUR1	PUR0	W	PULLUP
0BFH	PEDGEN	-	-	P00G1	P00G0	-	-	-	W	PEDGE
0C0H	0	0	0	P14W	P13W	P12W	P11W	P10W	R/W	P1W wakeup register
0C1H	0	0	0	P14M	P13M	P12M	P11M	P10M	R/W	P1M I/O direction
0C2H	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M I/O direction
0C8H	0	0	TC0IRQ	0	0	0	0	P00IRQ	R/W	INTRQ
0C9H	0	0	TC0IEN	0	0	0	0	P00IEN	R/W	INTEN
0CAH	0	WDRST	0	CPUM1	CPUM0	CLKMD	STPHX	0	R/W	OSCM
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	-	-	PC9	PC8	R/W	PCH
0D0H	-	-	-	-	-	-	-	P00	R	P0 data buffer
0D1H	-	-	-	P14	P13	P12	P11	P10	R/W	P1 data buffer
0D2H	P27	P26	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
0D8H	-	-	-	-	-	-	TC0GN	-	R/W	T0M
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	0	-	-	-	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DFH	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0	R/W	STKP stack pointer
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H	-	-	-	-	-	-	S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH	-	-	-	-	-	-	S2PC9	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH	-	-	-	-	-	-	S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH	-	-	-	-	-	-	S0PC9	S0PC8	R/W	STK0H

➤ **Note**

- a): To avoid system error, please sure to put all the "0" as it indicates in the above table.
- b). All of register names had been declared in SN8ASM assembler.
- c). One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- d). "b0bset", "b0bclr", "bset", "bclr" of instructions just only support "R/W" registers.

➤ **SN8A1604A system register table**

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	-	-	-	-	-	C	DC	Z	R/W	PFLAG
0BEH	-	-	PUR5	-	-	PUR2	PUR1	PUR0	W	PULLUP
0BFH	PEDGEN	-	-	P00G1	P00G0	-	-	-	W	PEDGE
0C0H	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W	R/W	P1W wakeup register
0C1H	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M	R/W	P1M I/O direction
0C2H	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M I/O direction
0C5H	-	-	-	-	P53M	P52M	P51M	P50M	R/W	P5M I/O direction
0C8H	-	TC1IRQ	-	-	-	-	-	P00IRQ	R/W	INTRQ
0C9H	-	TC1IEN	-	-	-	-	-	P00IEN	R/W	INTEN
0CAH	0	WDRST	-	-	CPUM0	CLKMD	STPHX	-	R/W	OSCM
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	PC11	PC10	PC9	PC8	R/W	PCH
0D0H	-	-	-	-	P03	P02	P01	P00	R	P0 data buffer
0D1H	P17	P16	P15	P14	P13	P12	P11	P10	R/W	P1 data buffer
0D2H	P27	P26	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
0D5H	-	-	-	-	P53	P52	P51	P50	R/W	P5 data buffer
0DCH	TC1ENB	TC1rate2	TC1rate1	TC1rate0	0	ALOAD1	TC1OUT	PWM1OUT	R/W	TC1M
0DDH	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0	R/W	TC1C
0DEH	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0	W	TC1R
0DFH	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0	R/W	STKP stack pointer
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	-	STK3L
0F9H	-	-	-	-	-	S3PC10	S3PC9	S3PC8	-	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	-	STK2L
0FBH	-	-	-	-	-	S2PC10	S2PC9	S2PC8	-	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	-	STK1L
0FDH	-	-	-	-	-	S1PC10	S1PC9	S1PC8	-	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	-	STK0L
0FFH	-	-	-	-	-	S0PC10	S0PC9	S0PC8	-	STK0H

➤ **Note**

- To avoid system error, please sure to put all the "0" as it indicates in the above table.
- All of register names had been declared in SN8ASM assembler.
- One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- "b0bset", "b0bclr", "bset", "bclr" of instructions just only support "R/W" registers.

SYSTEM REGISTER DESCRIPTION

R – Working Register

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Function:

1. Working register.
2. After MOVC instruction executed, the high-byte data of specified ROM address will store in R register and the low-byte data in ACC.

Z – Working Register

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Function:

1. Working register.
2. Index pointer addressing low byte address.
3. Look-up table function to address low byte address.

Y – Working Register

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Y	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Function:

1. Working register.
2. Index pointer addressing middle byte address.
3. Look-up table function to address middle byte address.

PFLAG – Working Register

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	-	-	-	-	-	C	DC	Z
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit3~Bit7**Undefined****C****Carry Flag**

0	Executed arithmetic addition without occurring carry signal. Executed arithmetic subtraction with borrowing signal. Executed rotation instruction with shifting out logic "0".
1	Executed arithmetic addition with occurring carry signal. Executed arithmetic subtraction without borrowing signal. Executed rotation instruction with shifting out logic "1".

D**Decimal Carry Flag**

0	Executed arithmetic addition without occurring signal from low nibble. Executed arithmetic subtraction with borrow signal from high nibble.
1	Executed arithmetic addition with occurring signal from low nibble. Executed arithmetic subtraction without borrow signal from high nibble.

Z**Zero Flag**

0	After operation, the content of ACC is not zero.
1	After operation, the content of ACC is zero.

PUR – I/O PORT Pull-Up Register➤ **SN8A1602A**

0BEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PUR	-	-	-	-	-	PUR2	PUR1	PUR0
Read/Write	-	-	-	-	-	W	W	W
After reset	-	-	-	-	-	0	0	0

➤ **SN8A1604A**

0BEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PUR	-	-	PUR5	-	-	PUR2	PUR1	PUR0
Read/Write	-	-	W	-	-	W	W	W
After reset	-	-	0	-	-	0	0	0

➤ **SN8A1604A****PUR5****Port 5 Pull-up Control Bit**

0	Disable port 5 pull-up function
1	Enable port 5 pull-up function

PUR2**Port 2 Pull-up Control Bit**

0	Disable port 2 pull-up function
1	Enable port 2 pull-up function

PUR1**Port 1 Pull-up Control Bit**

0	Disable port 1 pull-up function
1	Enable port 1 pull-up function

PUR0**Port 0 Pull-up Control Bit**

0	Disable port 0 pull-up function
1	Enable port 0 pull-up function

PEDGE – I/O PORT Pull-Up Register

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	PEDGEN	-	-	P00G1	P00G0	-	-	-
Read/Write	W	-	-	W	W	-	-	-
After reset	0	-	-	0	0	-	-	-

Bit0~Bit2, Bit5, Bit6 **Undefined****PEDGEN****Edge Trigger Control Bit**

0	P0.0 and P0.1 interrupt or wakeup by the falling edge. P1 wakeup by the low level.
1	P0.0 interrupt or wakeup controlled by <P00G1,P00G0>. P0.1 interrupt or wakeup by the input level change. P1 wakeup by the input level change.

<P00G1,P00G0>**P0.0 Edge Trigger Control Bit for Interrupt or Wakeup Function**

00	Reserved.
01	Falling edge.
10	Rising edge.
11	Level change trigger.

P1W – Port 1 Wakeup Function Register

➤ SN8A1602A

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	0	0	0	P14W	P13W	P12W	P11W	P10W
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

➤ SN8A1604A

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ SN8A1602A

Bit7~Bit5

Undefined

➤ SN8A1604A

P17W~P15W

Bit 7~Bit5 of Port 1 Wakeup Function Control Bit

0	Disable P1.7~P1.5 wakeup function.
1	Enable P1.7~P1.5 wakeup function.

P14W~P10W

Bit 4~Bit0 of Port 1 Wakeup Function Control Bit

0	Disable P1.4~P1.0 wakeup function.
1	Enable P1.4~P1.0 wakeup function.

P1M – Port 1 Input/Output Direction Register➤ **SN8A1602A**

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	0	0	0	P14M	P13M	P12M	P11M	P10M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

➤ **SN8A1604A**

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ **SN8A1602A****Bit5~Bit7****Undefined**➤ **SN8A1604A****P17W~P15W****Bit 7~Bit5 of Port 1 Input/Output Direction Control Bit**

0	Set P1.7~P1.5 to input direction.
1	Set P1.7~P1.5 to output direction.

P14M~P10M**Bit 4~Bit0 of Port 1 Input/Output Direction Control Bit**

0	Set P1.4~P1.0 to input direction.
1	Set P1.4~P1.0 to output direction.

P2M – Port 2 Input/Output Direction Register

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

P27M~P20M

Bit 7~Bit0 of Port 2 Input/Output Direction Control Bit

0	Set P2.7~P2.0 to input direction.
1	Set P2.7~P2.0 to output direction.

P5M – Port 5 Input/Output Direction Register (SN8A1604A Only)

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	0	0	0	0	P53M	P52M	P51M	P50M
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

Bit7~Bit4**Undefined****P53M~P50M****Bit 3~Bit0 of Port 5 Input/Output Direction Control Bit**

0	Set P5.3~P5.0 to input direction.
1	Set P5.3~P5.0 to output direction.

INTRQ – Interrupt Request Register➤ **SN8A1602A**

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	0	0	TC0IRQ	0	0	0	0	P00IRQ
Read/Write	-	-	R/W	-	-	-	-	R/W
After reset	-	-	0	-	-	-	-	0

➤ **SN8A1604A**

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	0	TC1IRQ	0	0	0	0	0	P00IRQ
Read/Write	-	R/W	-	-	-	-	-	R/W
After reset	-	0	-	-	-	-	-	0

Bit7,4~1**Undefined****TC0IRQ****TC0 Interrupt Request Flag**

0	No interrupt Request.
1	Occur Interrupt Request.

TC1IRQ**TC1 Interrupt Request Flag**

0	No interrupt Request.
1	Occur Interrupt Request.

P00IRQ**P0.0 (INT0) Interrupt Request Flag**

0	No interrupt Request.
1	Occur Interrupt Request.

INTEN – Interrupt Enable Register➤ **SN8A1602A**

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	0	0	TC0IEN	0	0	0	0	P00IEN
Read/Write	-	-	R/W	-	-	-	-	R/W
After reset	-	-	0	-	-	-	-	0

➤ **SN8A1604A**

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	0	TC1IEN	0	0	0	0	0	P00IEN
Read/Write	-	R/W	-	-	-	-	-	R/W
After reset	-	0	-	-	-	-	-	0

Bit7,4~1**Undefined****TC0IEN****TC0 Interrupt Request Control Bit**

0	Enable interrupt Request.
1	Disable Interrupt Request.

TC1IEN**TC1 Interrupt Request Control Bit**

0	Enable interrupt Request.
1	Disable Interrupt Request.

P00IEN**P00 Interrupt Request Control Bit**

0	Enable interrupt Request.
1	Disable Interrupt Request.

OSCM – Oscillator Register

➤ SN8A1602A

OCAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	R/W	-	R/W	R/W	R/W	R/W	-
After reset	-	0	-	0	0	0	0	-

➤ SN8A1604A

OCAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	0	0	CPUM0	CLKMD	STPHX	0
Read/Write	-	R/W	-	-	R/W	R/W	R/W	-
After reset	-	0	-	-	0	0	0	-

Bit0, Bit5~7

Undefined

WDRST

Watchdog Timer Reset Control Bit

0	WDT free run.
1	Clear watchdog timer counter.

<CPUM1, CPUM0>

System Operating Mode Select Bit (SN8A1602A only)

00	Normal mode.
01	Power down mode. (Sleep mode)
10	Green mode
11	Reserved

CLKMD

System High/Low Speed Mode Select Bit (SN8A1602A only)

0	Normal mode. (dual clock).
1	Internal low clock. (RC 16KHz, 3V)

STPHX

External High Oscillator Control Bit

0	External high oscillator free run.
1	Stop External high oscillator.

➤ **Note:** The bit 7 of OSCM register must be “0”, or the system will be error.

PCL – Program Counter Low Byte Register

0CEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCL	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Function:

1. Store program counter (PC) low byte data.

PCH – Program Counter High Byte Register

➤ **SN8A1602A**

OCFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCH	-	-	-	-	-	-	PC9	PC8
Read/Write	-	-	-	-	-	-	R/W	R/W
After reset	-	-	-	-	-	-	0	0

➤ **SN8A1604A**

OCFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCH	-	-	-	-	PC11	PC10	PC9	PC8
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

Function:

1. Store program counter (PC) high byte data.

P0 – Port 0 Data Register

➤ SN8A1602A

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	-	-	P00
Read/Write	-	-	-	-	-	-	-	R
After reset	-	-	-	-	-	-	-	0

➤ SN8A1604A

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	P03	P02	P01	P00
Read/Write	-	-	-	-	R	R	R	R
After reset	-	-	-	-	0	0	0	0

Bit4~7

Undefined

P03~P01

P0.3~ P0.1 Data Buffer(SN8A1604A Only)

0	Data 0.
1	Data 1.

P00

P0.0 Data Buffer

0	Data 0.
1	Data 1.

- **Note:** Port 0 is input only port. The P0 register is read only register. Using write instruction to write data into P0 register will raise compiler error message.

P1 – Port 1 Data Register

➤ SN8A1602A

OD1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	-	-	-	P14	P13	P12	P11	P10
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

➤ SN8A1604A

OD1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit7~5

Undefined

P17~P15

P1.7 ~ P1.5 Data Buffer (SN8A1604A Only)

0	Data 0.
1	Data 1.

P14~P10

P1.4 ~ P1.0 Data Buffer

0	Data 0.
1	Data 1.

- **Note:** In input direction, the read instructions get P1 data from external condition and the write instructions put data into the latch buffer of P1. In output direction, the read and write instructions access P1 data through P1 latch buffer.

P2 – Port 2 Data Register

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

P27~P20

P2.7~ P2.0 Data Buffer

0	Data 0.
1	Data 1.

- **Note:** In input direction, the read instructions get P2 data from external condition and the write instructions put data into the latch buffer of P2. In output direction, the read and write instructions access P2 data through P2 latch buffer.

P5 – Port 5 Data Register (SN8A1604A Only)

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	-	-	-	-	P53	P52	P51	P50
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

Bit7~4 **Undefined****P53~P50** **P5.3 ~ P5.0 Data Buffer**

0	Data 0.
1	Data 1.

- **Note:** In input direction, the read instructions get P5 data from external condition and the write instructions put data into the latch buffer of P5. In output direction, the read and write instructions access P5 data through P5 latch buffer.

T0M – T0 Basic Timer Register (SN8A1602A Only)

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0M	0	0	0	0	0	0	TC0GN	0
Read/Write	-	-	-	-	-	-	R/W	-
After reset	-	-	-	-	-	-	0	-

TC0GN**TC0 Green Wakeup Function Control Bit**

0	Disable TC0 green mode wakeup function.
1	Enable TC0 green mode wakeup function.

TC0M – TC0 Timer Counter Register (SN8A1602A Only)

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

Bit0~3 **Undefined**➤ **Note:** Bit3 must set to 0 or the system might be error.**TC0ENB** **TC0 Timer Control Bit**

0	Disable TC0 and TC0 timer stop counting.
1	Enable TC0 and TC0 timer start to count.

TC0rate2~TC0rate0 **TC0 Clock Rate Selection Bits**

000	Fcpu/256.
001	Fcpu/128.
010	Fcpu/64.
011	Fcpu/32.
100	Fcpu/16.
101	Fcpu/8.
110	Fcpu/4.
111	Fcpu/2.

TC0C – Timer 0 Counter Register (SN8A1602A Only)

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Function:

1. Store TC0 timer's counter value. The equation of TC0C is as following.

$$TC0C \text{ initial value} = 256 - (TC0 \text{ interrupt interval time} * \text{input clock})$$

The input clock is controlled by TC0rate0~TC0rate2 bits. The TC0 interrupt interval time is user's desire value.

2. The maximum interval time of TC0 interrupt is as the following:

TC0rate	TC0 Input Clock	High speed mode (fcpu = 3.58MHz / 4)	
		Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us
001	fcpu/128	36.6 ms	143us
010	fcpu/64	18.3 ms	71.5us
011	fcpu/32	9.15 ms	35.8us
100	fcpu/16	4.57ms	17.9us
101	fcpu/8	2.28ms	8.94us
110	fcpu/4	1.14ms	4.47us
111	fcpu/2	0.57ms	2.23us

TC1M – TC1 Timer Counter Register (SN8A1604A Only)

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	0	ALOAD1	TC1OUT	PWM1OUT
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit3 Undefined

➤ **Note:** This Bit must set to 0 or the system might be error.

PWM1OUT

PWM Output Control Bit

0	Disable PWM output.
1	Enable PWM output.

TC1OUT

TC1 Time-out toggle Signal Output Control Bit

0	Disable TC1 signal output and enable P5.3 I/O function.
1	Enable TC1 signal output and disable P5.3 I/O function.

ALOAD1

Auto-reload Control Bit

0	Disable auto-reload.
1	Enable auto-reload.

Bit3

Empty Space

0	Always logic low.
---	-------------------

TC1ENB

TC1 Timer Control Bit

0	Disable TC1 and TC1 timer stop counting.
1	Enable TC1 and TC1 timer start to count.

TC1rate2~TC1rate0

TC1 Clock Rate Selection Bits

000	Fcpu/256.
001	Fcpu/128.
010	Fcpu/64.
011	Fcpu/32.
100	Fcpu/16.
101	Fcpu/8.
110	Fcpu/4.
111	Fcpu/2.

TC1C – Timer 1 Counter Register (SN8A1604A Only)

ODDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Function:

1. Store TC1 timer's counter value. The equation of TC1C is as following.

$$TC1C \text{ initial value} = 256 - (TC1 \text{ interrupt interval time} * \text{input clock})$$

The input clock is controlled by TC1rate0~TC1rate2 bits. The TC1 interrupt interval time is user's desire value.

2. The maximum interval time of TC1 interrupt is as the following:

TC1rate	TC1 Input Clock	High speed mode (fcpu = 3.58MHz / 4)	
		Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us
001	fcpu/128	36.6 ms	143us
010	fcpu/64	18.3 ms	71.5us
011	fcpu/32	9.15 ms	35.8us
100	fcpu/16	4.57ms	17.9us
101	fcpu/8	2.28ms	8.94us
110	fcpu/4	1.14ms	4.47us
111	fcpu/2	0.57ms	2.23us

TC1R – Timer 1 Auto-Reload Register (SN8A1604A Only)

ODEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Function:

1. Store TC1 reload data for auto reload function, PWM and buzzer output.

STKP – Stack Pointer Register

ODFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit3~Bit6

Undefined

GIE

Global Interrupt Control Bit

0	Disable all interrupt service.
1	Enable interrupt service.

STKPB2~STKPB0

Stack Pointer Indicator Bits

111	Stack level 0.
110	Stack level 1.
101	Stack level 2.
100	Stack level 3.
011	Stack level 4.

➤ **Note:** The stack pointer initial value is “111b” (STKPB0~STKPB2).

@YZ – Index Data Buffer Register

0E7H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
@YZ	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0


Function:

1. @YZ data buffer is for indirectly addressing mode to access data. @YZ content is the RAM data indexed by Y, Z working registers.

5 POWER ON RESET

OVERVIEW


SN8A1600 provides two system resets. One is external reset and the other is low voltage detector (LVD). The external reset is a simple RC circuit connecting to the reset pin. The low voltage detector (LVD) is built-in internal circuit. When one of the reset devices occurs, the system will reset and the system registers become initial value. The timing diagram is as the following.




SN8A1600 power on reset timing diagram

EXTERNAL RESET DESCRIPTION


The external reset is a low level active device. The reset pin receives the low voltage and resets the system. When the voltage detects high level, it stops resetting the system. Users can use an external reset circuit to control system operation. It is necessary that the VDD must be stable.



The external reset will fail, if the external reset voltage stabilizes before VDD voltage. Users must make sure the VDD is stable earlier than external reset. The external reset circuit is a simple RC circuit as the following figure.




In power-fail condition as Brown-out reset. The reset pin may keep high level but the VDD is low voltage. That makes the system reset fail and chip error. To connect a diode from reset pin to VDD is a good solution. The circuit can force the capacitor to release electric charge and drop the voltage, and solve the error.



LOW VOLTAGE DETECTOR (LVD) DESCRIPTION

The LVD is a low voltage detector. It detects VDD level and reset the system as the VDD lower than the desired voltage. The detect level is 1.8V. If the VDD lower than 1.8V, the system resets. The LVD function is controlled by code option. Users can turn on it for special application like power-fail condition. LVD work with external reset function. They are OR active.



The LVD can protect system to work well under Brown-out reset, but it is a high consumptive circuit. In 3V condition, the LVD consumes about 1uA. It is a very large consumption for battery system, but supports AC system well.

➤ **Note: LVD is selected by code option.**

6 OSCILLATORS

OVERVIEW

The SN8A1600 highly performs the dual clock micro-controller system. The dual clocks are high-speed clock and low-speed clock. The high-speed clock frequency is supplied through the external oscillator circuit. The low-speed clock frequency is supplied through on-chip RC oscillator circuit.


The external high-speed clock and the internal low-speed clock can be system clock (F_{osc}). The system clock is divided by 4 to be the instruction cycle (F_{cpu}).

$$F_{cpu} = F_{osc} / 4$$

The system clock is required by the following peripheral modules:

- ✓ **Timer 0 (TC0)**
- ✓ **Watchdog timer**

CLOCK BLOCK DIAGRAM



- HXOSC: External high-speed clock.
- LXOSC: Internal low-speed clock.
- OSG: Oscillator safe guard.

OSCM REGISTER DESCRIPTION

The OSCM register is an oscillator control register. It controls oscillator selection, system mode, watchdog timer clock rate.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	R/W	-	R/W	R/W	R/W	R/W	-
After reset	-	0	-	0	0	0	0	-

STPHX: Eternal high-speed oscillator control bit. 0 = free run, 1 = stop. This bit only controls external high-speed oscillator. If STPHX=1, the internal low-speed RC oscillator is still running.

CLKMD: System high/Low speed mode select bit. 0 = normal (dual) mode, 1 = slow mode.

CPUM0: CPU operating mode control bit. 0 = normal, 1 = sleep (power down) mode to turn off both high/low clock.

WDRST is watchdog timer control bits. The detail information is in watchdog timer chapter.

➤ **Note: The bit 7 of OSCM register must be “0”, or the system will be error.**

EXTERNAL HIGH-SPEED OSCILLATOR

SN8A1600 can be operated in four different oscillator modes. There are external RC oscillator modes, high crystal/resonator mode (12M code option), standard crystal/resonator mode (4M code option) and low crystal mode (32K code option). For different application, the users can select one of suitable oscillator mode by programming code option to generate system high-speed clock source after reset.

➤ Example: Stop external high-speed oscillator.

B0BSET FSTPHX ; To stop external high-speed oscillator only.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed
; oscillator called power down mode (sleep mode).

OSCILLATOR MODE CODE OPTION

SN8A1600 has four oscillator modes for different applications. These modes are 4M, 12M, 32K and RC. The main purpose is to support different oscillator types and frequencies. MCU needs more current when operating at High-speed mode than the low-speed mode. For crystals, there are three steps to select. If the oscillator is RC type, to select "RC" and the system will divide the frequency by 2 automatically. User can select oscillator mode from code option table before compiling. Following is the code option table.

Code Option	Oscillator Mode	Remark
00	RC mode	Output the Fcpu square wave from Xout pin.
01	32K	32768Hz
10	12M	12MHz ~ 16MHz
11	4M	3.58MHz

OSCILLATOR DEVIDE BY 2 CODE OPTION




SN8A1600 has a code option to divide external clock by 2, called "High_Clk / 2". If "High_Clk / 2" is enabled, the external clock frequency is divided by 8 for the Fcpu. Fcpu is equal to Fosc/8. If "High_Clk / 2" is disabled, the external clock frequency is divided by 4 for the Fcpu. The Fcpu is equal to Fosc/4.

➤ **Note:** In RC mode, "High_Clk / 2" is always enabled.

OSCILLATOR SAFE GUARD CODE OPTION

SN8A1600 builds in an oscillator safe guard (OSG) to make oscillator more stable. It is a low-pass filter circuit and stops high frequency noise into system from external oscillator circuit. This function makes system to work better under AC noisy conditions.

SYSTEM OSCILLATOR CIRCUITS

Crystal/Ceramic OscillatorRC OscillatorExternal clock input

- **Note1:** The VDD and VSS of external oscillator circuit must be from micro-controller. Don't connect them from power terminal.
- **Note2:** The external clock input mode can select RC type oscillator or crystal type oscillator of the code option and input the external clock into XIN pin.
- **Note3:** In RC type oscillator code option situation, the external clock frequency is divided by 2.
- **Note4:** The power and ground of external oscillator circuit must be connected from the micro-controller's VDD and VSS. It is necessary to step up the performance of the whole system.

External RC Oscillator Frequency Measurement

There are two ways to get the Fosc frequency of external RC oscillator. One measures the XOUT output waveform. Under external RC oscillator mode, the XOUT outputs the square waveform whose frequency is Fcpu. The other measures the external RC frequency by instruction cycle (Fcpu). The external RC frequency is the Fcpu multiplied by 4. We can get the Fosc frequency of external RC from the Fcpu frequency. The sub-routine to get Fcpu frequency of external oscillator is as the following.

➡ Example: Fcpu instruction cycle of external oscillator

```
B0BSET    P1M.0          ; Set P1.0 to be output mode for outputting Fcpu toggle signal.
```

@ @:

```
B0BSET    P1.0          ; Output Fcpu toggle signal in low-speed clock mode.
B0BCLR    P1.0          ; Measure the Fcpu frequency by oscilloscope.
JMP       @B
```

INTERNAL LOW-SPEED OSCILLATOR


The internal low-speed oscillator is built in the micro-controller. The low-speed clock source is a RC type oscillator circuit. The low-speed clock can supplies clock for system clock and timer,.

➡ Example: Stop internal low-speed oscillator.

```
B0BSET    FCPUM0           ; To stop external high-speed oscillator and internal low-speed
                                ; oscillator called power down mode (sleep mode).
```

➤ **Note:** The internal low-speed clock can't be turned off individually. It is controlled by CPUM0 bit of OSCM register.

The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relative between the RC frequency and voltage is as the following figure.



➡ Example: Measure the internal RC frequency by instruction cycle (Fcpu). The internal RC frequency is the Fcpu multiplied by 4. We can get the Fosc frequency of internal RC from the Fcpu frequency.

```
B0BSET    P1M.0           ; Set P1.0 to be output mode for outputting Fcpu toggle signal.
```

```
B0BSET    FCLKMD          ; Switch the system clock to internal low-speed clock mode.
```

@@:

```
B0BSET    P1.0             ; Output Fcpu toggle signal in low-speed clock mode.
```

```
B0BCLR    P1.0             ; Measure the Fcpu frequency by oscilloscope.
```

```
JMP       @B
```


SYSTEM MODE DESCRIPTION

OVERVIEW

The chip is featured with low power consumption by switching around three different modes as following.

- High-speed mode
- Low-speed mode
- Power-down mode (Sleep mode)

In actual application, user can adjust the MCU to work in one of these four modes by using OSCM register. At the high-speed mode, the instruction cycle (F_{cpu}) is $F_{osc}/4$. At 3V, low-speed mode, the F_{cpu} is 16KHz/4.

NORMAL MODE

In normal mode, the system clock source is external high-speed clock. After power on, the system works under normal mode. The instruction cycle is $f_{osc}/4$. When the external high-speed oscillator is 3.58MHz, the instruction cycle is $3.58\text{MHz}/4 = 895\text{KHz}$. All software and hardware are executed and working. In normal mode, system can get into power down mode, slow mode and green mode.

SLOW MODE

In slow mode, the system clock source is external low-speed RC clock. To set $CLKMD = 1$, the system switches into slow mode. In slow mode, the system works as normal mode but the slower clock. The system in slow mode can get into normal mode, power down mode, and green mode. To set $STPHX = 1$ to stop the external high-speed oscillator, and then the system consumes less power.

GREEN MODE (SN8A1602A Only)


The green mode is a less power consumption mode. Under green mode, there are only TC0 still counting and the other hardware stopping. The external high-speed oscillator or internal low-speed oscillator is operating. To set $CPUM1 = 1$ and $CPUM0 = 0$, the system gets into green mode. The system can be waked up to last system mode TC0 timer timeout and P0 trigger signal.

The green mode provides a time-variable wakeup function. Users can decide wakeup time by setting TC0 timer. There are two channels into green mode. One is normal mode and the other is slow mode. In normal mode, the TC0 timer overflow time is very short. In slow mode, the overflow time is longer. Users can select appropriate situation for their applications. Under green mode, the power consumption is 5u amp in 3V condition.

POWER DOWN MODE

The power down mode is also called sleep mode. The MCU stops working as sleeping status. The power consumption is very less as zero. The power down mode is usually applied to power-saving system like battery-powered productions. To set $CUPM0 = 1$, the system gets into power down mode. The external high-speed and low-speed oscillators are turned off. The system can be waked up by P0, P1 trigger signal.

SYSTEM MODE CONTROL



SN8A1600 Type.

Operating mode description

MODE	NORMAL	SLOW	GREEN (SN8A1602A)	POWER DOWN (SLEEP)	REMARK
HX osc.	Running	By STPHX	By STPHX	Stop	
LX osc.	Running	Running	Running	Stop	
CPU instruction	Executing	Executing	Stop	Stop	
TC0 timer	*Active	*Active	*Active	Inactive	* Active by program
Watchdog timer	Active	Active	Inactive	Inactive	
Internal interrupt	All active	All active	TC0	All inactive	
External interrupt	All active	All active	All active	All inactive	
Wakeup source	-	-	P0, P1, Reset,T0,TC0	P0, P1, Reset	

SYSTEM MODE SWITCHING

Switch normal/slow mode to power down (sleep) mode.

CPUM0 = 1

B0BSET	FCPUM0	; Set CPUM0 = 1.
--------	--------	------------------

Switch normal mode to slow mode.

B0BSET	FCLKMD	;To set CLKMD = 1
B0BSET	FSTPHX	;To stop external high-speed oscillator.

➤ **Note: To stop high-speed oscillator is not necessary and user can omit it.**

Switch slow mode to normal mode (The external high-speed oscillator is still running)

B0BCLR	FCLKMD	;To set CLKMD = 0
--------	--------	-------------------

Switch slow mode to normal mode (The external high-speed oscillator stops)

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 10mS for external clock stable.

	B0BCLR	FSTPHX	; Turn on the external high-speed oscillator.
@ @:	B0MOV	Z, #27	; If VDD = 5V, internal RC=32KHz (typical) will delay
	DECMS	Z	; 0.125ms X 81 = 10.125ms for external clock stable
	JMP	@B	
	B0BCLR	FCLKMD	; Change the system back to the normal mode

➤ **Example: Go into Green mode and enable TC0 wakeup function.**

; Set TC0 timer wakeup function.

B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0ENB	; To disable TC0 timer
MOV	A,#20H	
B0MOV	TC0M,A	; To set TC0 clock = fcpu / 64
MOV	A,#74H	
B0MOV	TC0C,A	; To set TC0C initial value = 74H (To set TC0 interval = 10 ms)
B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0IRQ	; To clear TC0 interrupt request
B0BSET	FTC0ENB	; To enable TC0 timer
B0BSET	FTC0GN	; To enable TC0 wakeup function

; Go into green mode

B0BCLR	FCPUM0	;To set CPUMx = 10
B0BSET	FCPUM1	

➤ **Note: If TC0ENB = 0 or TC0GN = 0, TC0 is without wakeup from green mode to normal/slow mode function.**

WAKEUP TIME

OVERVIEW

The external high-speed oscillator needs a delay time from stopping to operating. The delay is very necessary and makes the oscillator work stably. The external high-speed oscillator sometimes starts and stops at different situations. The delay time for external high-speed oscillator restart is called wakeup time.

Following are two conditions need wakeup time. One is switching power down mode to normal mode. The other is switching slow mode to normal mode. For the first case, SN8A1600 provides 2048 oscillator clocks as the wakeup time. The second case, users need to calculate the wakeup time.

HARDWARE WAKEUP

When the system is in power down mode (sleep mode), the external high-speed oscillator stops. When waked up from power down mode, MCU waits for 2048 external high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode. The value of the wakeup time is as the following.

$$\text{The wakeup time} = 1/F_{osc} * 2048 \text{ (sec)}$$

- **Example: In power down mode (sleep mode), the system is waked up by P0 or P1 trigger signal. After the wakeup time, the system goes into normal mode. The wakeup time of P0, P1 wakeup function is as the following.**

$$\text{The wakeup time} = 1/F_{osc} * 2048 = 0.57 \text{ ms} \quad (F_{osc} = 3.58\text{MHz})$$

$$\text{The wakeup time} = 1/F_{osc} * 2048 = 62.5 \text{ ms} \quad (F_{osc}=32768\text{Hz})$$

Under power down mode (sleep mode), there are only I/O ports with wakeup function wake the system up to normal mode. The Port 0 and Port 1 have wakeup function. Port 0 wakeup function always enables, but the Port 1 is controlled by the P1W register.

➤ SN8A1602A

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	-	-	-	P14W	P13W	P12W	P11W	P10W
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	1	1	1	0	0	0	0	0

➤ SN8A1604A

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

P10W~P14W: Port 1 wakeup function control bits. 0 = none wakeup function, 1 = Enable each pin of Port 1 wakeup function.

7 TIMERS

WATCHDOG TIMER (WDT)

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. The instruction that clear the watchdog timer (" B0BSET FWDRST ") should be executed within a certain period. If an instruction that clears the watchdog timer is not executed within the period and the watchdog timer overflows, reset signal is generated and system is restarted. The watchdog timer rate has two rates for high/low speed mode. WDT rate selection is handled by oscillator code option. The watchdog timer disables at power down mode.

OCAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	WDRST	-	-	CPUM0	CLKMD	STPHX	-
Read/Write	-	R/W	-	-	R/W	R/W	R/W	-
After reset	-	0	-	-	0	0	0	-

WDRST: Watchdog timer reset bit. 0 = Non reset, 1 = clear the watchdog timer counter.

➤ **Note: The bit 7 must be "0", or the system will be error.**

Watchdog timer overflow table.

Watchdog timer rate	Watchdog timer overflow time
High speed	$1 / (f_{cpu} \div 2^{14} \div 16) = 293 \text{ ms}$, Fosc=3.58MHz
Low speed	$1 / (f_{cpu} \div 2^8 \div 16) = 4.5 \text{ ms}$, Fosc=32768Hz

➤ **Note: The watchdog timer can be enabled or disabled by the code option.**


➡ **Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.**

```
Main:
        B0BSET      FWDRST          ; Clear the watchdog timer counter.
        .
        CALL        SUB1
        CALL        SUB2
        .
        .
        .
        JMP         MAIN
```

TIMER0 (TC0) (SN8A1602A Only)

OVERVIEW

The timer0 (TC0) is used to count system 'event' by identifying the transition (high-to-low) of incoming square wave signals. To indicate that an event has occurred, or that a specified time interval has elapsed, TC0 generates an interrupt request. By counting signal transition and comparing the current counter value with the reference register value, TC0 can be used to measure specific time intervals.



The main purposes of the TC0 timer is as following.

- **8-bit programmable timer:** Generates interrupts at specific time intervals based on the selected clock frequency.

TC0M MODE REGISTER

The TC0M is an 8-bit read/write timer mode register. By loading different value into the TC0M register, users can modify the timer clock frequency dynamically as program executing.

Eight rates for TC0 timer can be selected by TC0RATE0 ~ TC0RATE2 bits. The range is from $f_{cpu}/2$ to $f_{cpu}/256$. The TC0M initial value is zero and the rate is $f_{cpu}/256$. The bit7 of TC0M called TC0ENB is the control bit to start TC0 timer. The combination of these bits is to determine the TC0 timer clock frequency and the intervals.

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

TC0ENB: TC0 counter enable bit. "0" = disable, "1" = enable.

TC0RATE2~TC0RATE0: TC0 internal clock select bits. 000 = $f_{cpu}/256$, 001 = $f_{cpu}/128$, ... , 110 = $f_{cpu}/4$, 111 = $f_{cpu}/2$.

TC0C COUNTING REGISTER

TC0C is an 8-bit counter register for the timer (TC0). TC0C must be reset whenever the TC0ENB is set to "1" to start the timer. TC0C is incremented each time a clock pulse of the frequency determined by TC0RATE0 ~ TC0RATE2. When TC0C has incremented to "0FFH", it counts to "00H" an overflow generated. Under TC0 interrupt service request (TC0IEN) enable condition, the TC0 interrupt request flag will be set to "1" and the system executes the interrupt service routine. The TC0C has no auto reload function. After TC0C overflow, the TC0C is continuing counting. Users need to reset TC0C value to get an accurate time.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The basic timer table interval time of TC0.

TC0RATE	TC0CLOCK	High speed mode (fcpu = 3.58MHz / 4)		Low speed mode (fcpu = 32768Hz / 4)	
		Max overflow interval	One step = max/256	Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us	8000 ms	31.25 ms
001	fcpu/128	36.6 ms	143us	4000 ms	15.63 ms
010	fcpu/64	18.3 ms	71.5us	2000 ms	7.8 ms
011	fcpu/32	9.15 ms	35.8us	1000 ms	3.9 ms
100	fcpu/16	4.57 ms	17.9us	500 ms	1.95 ms
101	fcpu/8	2.28 ms	8.94us	250 ms	0.98 ms
110	fcpu/4	1.14 ms	4.47us	125 ms	0.49 ms
111	fcpu/2	0.57 ms	2.23us	62.5 ms	0.24 ms

The equation of TC0C initial value is as following.

$$TC0C \text{ initial value} = 256 - (TC0 \text{ interrupt interval time} * \text{input clock})$$

- Example: To set 10ms interval time for TC0 interrupt at 3.58MHz high-speed mode. TC0C value (74H) = $256 - (10\text{ms} * \text{fcpu}/64)$

$$\begin{aligned}
 TC0C \text{ initial value} &= 256 - (TC0 \text{ interrupt interval time} * \text{input clock}) \\
 &= 256 - (10\text{ms} * 3.58 * 10^6 / 4 / 64) \\
 &= 256 - (10^{-2} * 3.58 * 10^6 / 4 / 64) \\
 &= 116 \\
 &= 74H
 \end{aligned}$$

TC0 TIMER OPERATION SEQUENCE

The TC0 timer's sequence of operation may be as following.

- Set the TC0C initial value to setup the interval time.
- Set the TC0ENB to be "1" to enable TC0 timer.
- TC0C is incremented by one after each clock pulse corresponding to TC0M selection.
- TC0C overflow if TC0C from FFH to 00H.
- When TC0C overflow occur, the TC0IRQ flag is set to be "1" by hardware.
- Execute the interrupt service routine.
- Users reset the TC0C value and resume the TC0 timer operation.

➡ Example: Setup the TC0M and TC0C.

B0BCLR	FTC0IEN	; To disable TC0 interrupt service
B0BCLR	FTC0ENB	; To disable TC0 timer
MOV	A,#20H	;
B0MOV	TC0M,A	; To set TC0 clock = fcpu / 64
MOV	A,#74H	; To set TC0C initial value = 74H
B0MOV	TC0C,A	;(To set TC0 interval = 10 ms)
B0BSET	FTC0IEN	; To enable TC0 interrupt service
B0BCLR	FTC0IRQ	; To clear TC0 interrupt request
B0BSET	FTC0ENB	; To enable TC0 timer


➡ Example: TC0 interrupt service routine.

	ORG	8	; Interrupt vector
	JMP	INT_SERVICE	
INT_SERVICE:			
	B0XCH	A, ACCBUF	; B0xch instruction do not change C,Z flag
	B0MOV	A, PFLAG	
	B0MOV	PFLAGBUF, A	
	B0BTS1	FTC0IRQ	; Check TC0IRQ
	JMP	EXIT_INT	; TC0IRQ = 0, exit interrupt vector
	B0BCLR	FTC0IRQ	; Reset TC0IRQ
	MOV	A,#74H	; Reload TC0C
	B0MOV	TC0C,A	
	.	.	; TC0 interrupt service routine
	.	.	
	JMP	EXIT_INT	; End of TC0 interrupt service routine and exit interrupt vector
	.	.	
	.	.	
EXIT_INT:			
	B0MOV	A, PFLAGBUF	
	B0MOV	PFLAG, A	
	B0XCH	A, ACCBUF	; Restore ACC value.
	RETI		; Exit interrupt vector

TIMER1 (TC1) (SN8A1604A Only)

OVERVIEW

The timer 1(TC1) is used to count system 'event' by identifying the transition (high-to-low) of incoming square wave signals. To indicate that an event has occurred, or that a specified time interval has elapsed, TC1 generates an interrupt request. By counting signal transition and comparing the current counter value with the reference register value, TC1 can be used to measure specific time intervals.



The main purposes of the TC1 timer is as following.

- **8-bit programmable timer:** Generates interrupts at specific time intervals based on the selected clock frequency.

TC1M MODE REGISTER

The TC1M is an 8-bit read/write timer mode register. By loading different value into the TC1M register, users can modify the timer clock frequency dynamically as program executing.

Eight rates for TC1 timer can be selected by TC0RATE1 ~ TC1RATE2 bits. The range is from $f_{cpu}/2$ to $f_{cpu}/256$. The TC1M initial value is zero and the rate is $f_{cpu}/256$. The bit7 of TC1M called TC1ENB is the control bit to start TC1 timer. The combination of these bits is to determine the TC1 timer clock frequency and the intervals.

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	0	ALOAD1	TC1OUT	PWM1OUT
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

TC1ENB: TC1 counter/BZ1/PWM1OUT enable bit. "0" = disable, "1" = enable.

TC1RATE2~TC1RATE0: TC1 internal clock select bits. 000 = $f_{cpu}/256$, 001 = $f_{cpu}/128$, ... , 110 = $f_{cpu}/4$, 111 = $f_{cpu}/2$.

ALOAD1: TC1 auto-reload control bit, "0" the auto-reload function is disabled. "1" is to enable the auto-reload function.

TC1OUT : TC1 Time-out toggle signal output control bit. "0": No TC1 time-out output signal. "1": When TC1 time-out occurs, P5.3 output toggles.

PWM1OUT : PWM output control bit. "0": No PWM output function. "1": PWM will output waveform through pin P5.3.

TC1C COUNTING REGISTER

TC1C is an 8-bit counter register for the timer (TC1). TC1C must be reset whenever the TC1ENB is set to "1" to start the timer. TC1C is incremented each time a clock pulse of the frequency determined by TC1RATE0 ~ TC1RATE2. When TC1C has incremented to "0FFH", it counts to "00H" an overflow generated. Under TC1 interrupt service request (TC1IEN) enable condition, the TC1 interrupt request flag will be set to "1" and the system executes the interrupt service routine. When TC1C overflows, the TC1C will be restored if ALOAD1 is enabled.

0DDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	-	-	-	-	-

The basic timer table interval time of TC1.

TC1RATE	TC1CLOCK	High speed mode (fcpu = 3.58MHz / 4)		Low speed mode (fcpu = 32768Hz / 4)	
		Max overflow interval	One step = max/256	Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us	8000 ms	31.25 ms
001	fcpu/128	36.6 ms	143us	4000 ms	15.63 ms
010	fcpu/64	18.3 ms	71.5us	2000 ms	7.8 ms
011	fcpu/32	9.15 ms	35.8us	1000 ms	3.9 ms
100	fcpu/16	4.57 ms	17.9us	500 ms	1.95 ms
101	fcpu/8	2.28 ms	8.94us	250 ms	0.98 ms
110	fcpu/4	1.14 ms	4.47us	125 ms	0.49 ms
111	fcpu/2	0.57 ms	2.23us	62.5 ms	0.24 ms

The equation of TC1C initial value is as following.

$$TC1C \text{ initial value} = 256 - (TC1 \text{ interrupt interval time} * \text{input clock})$$

➤ **Example:** To set 10ms interval time for TC1 interrupt at 3.58MHz high-speed mode. TC1C value (74H) = $256 - (10\text{ms} * \text{fcpu}/64)$

$$\begin{aligned}
 TC1C \text{ initial value} &= 256 - (TC1 \text{ interrupt interval time} * \text{input clock}) \\
 &= 256 - (10\text{ms} * 3.58 * 10^6 / 4 / 64) \\
 &= 256 - (10^{-2} * 3.58 * 10^6 / 4 / 64) \\
 &= 116 \\
 &= 74H
 \end{aligned}$$

TC1R AUTO-LOAD REGISTER

TC1R is an 8-bit register for the TC1 auto-reload function. TC1R's value applies to TC1OUT and PWM1OUT functions. The TC1R operation needs to enable TC1 auto-load function (ALOAD1=1). Under TC1OUT and PWM1OUT applications, users must enable and set the TC1R register. The main purpose of TC1R is as following.

- Store the auto-reload value and set into TC1C when the TC1C overflow. (ALOAD1 = 1).
- Store the duty value of PWM1OUT function.

ODEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	-	-	-	-	-	-	-	-

The equation of TC1R initial value is like TC1C as following.

$$TC1R \text{ initial value} = 256 - (TC1 \text{ interrupt interval time} * \text{input clock})$$

- **Note:** The TC1R is write-only register can't be process by INCMS, DECMS instructions.

TC1 TIMER COUNTER OPERATION SEQUENCE

The TC1 timer's sequence of operation can be following.

- Set the TC1C initial value to setup the interval time.
- Set the TC1ENB to be "1" to enable TC1 timer counter.
- TC1C is incremented by one with each clock pulse which frequency is corresponding to TC1M selection.
- TC1C overflow if TC1C from FFH to 00H.
- When TC1C overflow occur, the TC1IRQ flag is set to be "1" by hardware.
- Execute the interrupt service routine.
- Users reset the TC1C value and resume the TC1 timer operation.

➔ Example: Setup the TC1M and TC1C without auto-reload function.

B0BCLR	FTC1IEN	; To disable TC1 interrupt service
B0BCLR	FTC1ENB	; To disable TC1 timer
MOV	A,#20H	;
B0MOV	TC1M,A	; To set TC1 clock = fcpu / 64
MOV	A,#74H	; To set TC1C initial value = 74H
B0MOV	TC1C,A	;(To set TC1 interval = 10 ms)
B0BSET	FTC1IEN	; To enable TC1 interrupt service
B0BCLR	FTC1IRQ	; To clear TC1 interrupt request
B0BSET	FTC1ENB	; To enable TC1 timer

➔ Example: Setup the TC1M and TC1C with auto-reload function.

B0BCLR	FTC1IEN	; To disable TC1 interrupt service
B0BCLR	FTC1ENB	; To disable TC1 timer
MOV	A,#20H	;
B0MOV	TC1M,A	; To set TC1 clock = fcpu / 64
MOV	A,#74H	; To set TC1C initial value = 74H
B0MOV	TC1C,A	;(To set TC1 interval = 10 ms)
B0MOV	TC1R,A	; To set TC1R auto-reload register
B0BSET	FTC1IEN	; To enable TC1 interrupt service
B0BCLR	FTC1IRQ	; To clear TC1 interrupt request
B0BSET	FTC1ENB	; To enable TC1 timer
B0BSET	ALOAD1	; To enable TC1 auto-reload function.

➔ **Example: TC1 interrupt service routine without auto-reload function.**

```

                                ORG          8          ; Interrupt vector
INT_SERVICE:                   JMP          INT_SERVICE

                                B0XCH          A, ACCBUF      ; B0XCH doesn't change C, Z flag
                                B0MOV          A, PFLAG
                                B0MOV          PFLAGBUF, A    ; Save PFLAG register in a buffer

                                B0BTS1        FTC1IRQ        ; Check TC1IRQ
                                JMP            EXIT_INT        ; TC1IRQ = 0, exit interrupt vector

                                B0BCLR        FTC1IRQ        ; Reset TC1IRQ
                                MOV           A,#74H          ; Reload TC1C
                                B0MOV        TC1C,A
                                .              .              ; TC1 interrupt service routine
                                .              .
                                JMP            EXIT_INT        ; End of TC1 interrupt service routine and exit interrupt
                                                                vector

EXIT_INT:                      .
                                .
                                B0MOV        A, PFLAGBUF
                                B0MOV        PFLAG, A        ; Restore PFLAG register from buffer
                                B0XCH        A, ACCBUF        ; B0XCH doesn't change C, Z flag

                                RETI              ; Exit interrupt vector

```

➔ **Example: TC1 interrupt service routine with auto-reload.**

```

                                ORG          8          ; Interrupt vector
INT_SERVICE:                   JMP          INT_SERVICE

                                B0XCH          A, ACCBUF      ; B0XCH doesn't change C, Z flag
                                B0MOV          A, PFLAG
                                B0MOV          PFLAGBUF, A    ; Save PFLAG register in a buffer

                                B0BTS1        FTC1IRQ        ; Check TC1IRQ
                                JMP            EXIT_INT        ; TC1IRQ = 0, exit interrupt vector

                                B0BCLR        FTC1IRQ        ; Reset TC1IRQ
                                .              .              ; TC1 interrupt service routine
                                .              .
                                JMP            EXIT_INT        ; End of TC1 interrupt service routine and exit interrupt
                                                                vector

EXIT_INT:                      .
                                .
                                B0MOV        A, PFLAGBUF
                                B0MOV        PFLAG, A        ; Restore PFLAG register from buffer
                                B0XCH        A, ACCBUF        ; B0XCH doesn't change C, Z flag

                                RETI              ; Exit interrupt vector

```

TC1 CLOCK FREQUENCY OUTPUT (BUZZER)

TC1 timer counter provides a frequency output function. By setting the TC1 clock frequency, the clock signal is output to P5.3 and the P5.3 general purpose I/O function is auto-disable. The TC1 output signal divides by 2. The TC1 clock has many combinations and easily to make difference frequency. This function applies as buzzer output to output multi-frequency.




Figure 7-1. The TC1OUT Pulse Frequency

- ➔ **Example: Setup TC1OUT output from TC1 to TC1OUT (P5.3). The external high-speed clock is 4MHz. The TC1OUT frequency is 1KHz. Because the TC1OUT signal is divided by 2, set the TC1 clock to 2KHz. The TC1 clock source is from external oscillator clock. TC1 rate is $F_{cpu}/4$. The $TC1RATE2 \sim TC1RATE1 = 110$. $TC1C = TC1R = 131$.**

MOV	A,#01100000B	
B0MOV	TC1M,A	; Set the TC1 rate to $F_{cpu}/4$
MOV	A,#131	; Set the auto-reload reference value
B0MOV	TC1C,A	
B0MOV	TC1R,A	
B0BSET	FTC1OUT	; Enable TC1 output to P5.3 and disable P5.3 I/O function
B0BSET	FALOAD1	; Enable TC1 auto-reload function
B0BSET	FTC1ENB	; Enable TC1 timer

PWM FUNCTION DESCRIPTION (SN8P1604 Only)


OVERVIEW

PWM function is generated by TC1 timer counter and output the PWM signal to PWM1OUT pin (P5.3). The 8-bit counter counts modulus 256, from 0-255, inclusive. The value of the 8-bit counter is compared to the contents of the reference register TC1R. When the reference register value TC1R is equal to the counter value TC1C, the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM1 output is TC1R/256.

All PWM outputs remain inactive during the first 256 input clock signals. Then, when the counter value (TC1C) changes from FFH back to 00H, the PWM output is forced to high level. The pulse width ratio (duty cycle) is defined by the contents of the reference register (TC1R) and is programmed in increments of 1:256. The 8-bit PWM data register TC1R is a write only register.

PWM output can be held at low level by continuously loading the reference register with 00H. Under PWM operating, to change the PWM's duty cycle is to modify the TC1R.

Reference Register Value (TC1R)	Duty
0000 0000	0/256
0000 0001	1/256
0000 0010	2/256
.	.
.	.
1000 0000	128/256
1000 0001	129/256
.	.
.	.
1111 1110	254/256
1111 1111	255/256



PWM PROGRAM DESCRIPTION

- ➔ **Example: Setup PWM1 output from TC1 to PWM1OUT (P5.3). The external high-speed oscillator clock is 4MHz. The duty of PWM is 30/256. The PWM frequency is about 1KHz. The PWM clock source is from external oscillator clock. TC1 rate is $F_{cpu}/4$. The $TC1RATE2-TC1RATE1 = 110$. $TC1C = TC1R = 30$.**

```

MOV      A,#01100000B
B0MOV    TC1M,A           ; Set the TC1 rate to Fcpu/4

MOV      A,#30
B0MOV    TC1C,A           ; Set the PWM duty to 30/256
B0MOV    TC1R,A

B0BCLR   FTC1OUT          ; Disable TC1OUT function.
B0BSET   FALOAD1          ; Enable TC1 auto-reload function
B0BSET   FPWM1OUT         ; Enable PWM1 output to P5.3 and disable P5.3 I/O function
B0BSET   FTC1ENB          ; Enable TC1 timer

```

- **Note1: The TC1R is write-only register. Don't process them using INCMS, DECMS instructions.**

- ➔ **Example: Modify TC1R registers' value.**

```

MOV      A, #30H          ; Input a number using B0MOV instruction.
B0MOV    TC1R, A

INCMS    BUF1             ; Get the new TC1R value from the BUF1 buffer defined by
B0MOV    A, BUF1          ; programming.
B0MOV    TC1R, A

```


- **Note2: That is better to set the TC1C and TC1R value together when PWM1 duty modified. It protects the PWM1 signal no glitch as PWM1 duty changing.**
- **Note3: The TC1OUT function must be set "0" when PWM1 output enable.**
- **Note4: The PWM can work with interrupt request.**

8 INTERRUPT


OVERVIEW

The SN8A1600 provides 2 interrupt sources, including one internal interrupts (TC0/TC1) and one external interrupts (INT0). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to “0” for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to “1” to accept the next interrupts’ request. All of the interrupt request signals are stored in INTRQ register. The user can program the chip to check INTRQ’s content for setting executive priority.

➤ SN8A1602A



➤ SN8A1604A



➤ **Note: The GIE bit must enable and all interrupt operations work.**

INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

➤ SN8A1602A

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	0	0	TC0IEN	0	0	0	0	P00IEN
Read/Write	-	-	R/W	-	-	-	-	R/W
After reset	-	-	0	-	-	-	-	0

➤ SN8A1604A

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	0	TC1IEN	0	0	0	0	0	P00IEN
Read/Write	-	R/W	-	-	-	-	-	R/W
After reset	-	0	-	-	-	-	-	0

P00IEN : External P0.0 interrupt control bit. 0 = disable, 1 = enable.

TC0IEN : Timer 0 interrupt control bit. 0 = disable, 1 = enable.

INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

➤ SN8A1602A

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	0	0	TC0IRQ	0	0	0	0	P00IRQ
Read/Write	-	-	R/W	-	-	-	-	R/W
After reset	-	-	0	-	-	-	-	0

➤ SN8A1604A

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	0	TC0IRQ	0	0	0	0	0	P00IRQ
Read/Write	-	R/W	-	-	-	-	-	R/W
After reset	-	0	-	-	-	-	-	0

P00IRQ : External P0.0 interrupt request bit. 0 = non-request, 1 = request.

TC0IRQ : TC0 timer interrupt request controls bit. 0 = non request, 1 = request.

INTERRUPT OPERATION DESCRIPTION

SN8A1600 provides 2 interrupts. Each operation of the 2 interrupts is as following.

GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1. It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

ODFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

GIE: Global interrupt control bit. 0 = disable, 1 = enable.

➡ **Example: Set global interrupt control bit (GIE).**

```
BOBSET      FGIE          ; Enable GIE
```

➤ **Note: The GIE bit must enable and all interrupt operations work.**

INT0 (P0.0) INTERRUPT OPERATION

The INT0 has falling edge interrupt trigger. For SN8A1600, the INT0 just uses the falling edge to trigger the external interrupt 0. There is a table to show the external interrupt 0 (INT0) operations.

Chip	Trigger Direction	Description
SN8A1602A	Falling edge	Interrupt trigger.
SN8A1604A	Falling edge	Interrupt trigger.

When the INT0 trigger occurs, the P00IRQ will be set to "1" however the P00IEN is enable or disable. If the P00IEN = 1, the trigger event sets the P00IRQ to be "1" and the system into interrupt vector (ORG 8). If the P00IEN = 0, the trigger event just only sets the P00IRQ to be "1" but the system doesn't get into interrupt vector. Users need to care the operation under multi-interrupt situation.

➞ Example: INT0 interrupt request setup.

```

B0BSET    FP00IEN    ; Enable INT0 interrupt service
B0BCLR    FP00IRQ    ; Clear INT0 interrupt request flag
B0BSET    FGIE        ; Enable GIE

```

➞ Example: INT0 interrupt service routine.

```

INT_SERVICE:
    ORG      8          ; Interrupt vector
    JMP      INT_SERVICE

    B0XCH    A, ACCBUF  ; Store ACC value.
    B0MOV    A, PFLAG
    B0MOV    PFLAGBUF, A

    B0BTS1   FP00IRQ    ; Check P00IRQ
    JMP      EXIT_INT   ; P00IRQ = 0, exit interrupt vector

    B0BCLR   FP00IRQ    ; Reset P00IRQ
    .        .          ; INT0 interrupt service routine
    .        .

EXIT_INT:
    B0MOV    A, PFLAGBUF
    B0MOV    PFLAG, A
    B0XCH    A, ACCBUF  ; Restore ACC value.

    RETI        ; Exit interrupt vector

```

TC0/TC1 INTERRUPT OPERATION

When the TC0C/TC1C counter occurs overflow, the TC0IRQ/TC1IRQ will be set to "1" however the TC0IEN/TC1IEN is enable or disable. If the TC0IEN = 1, the trigger event sets the TC0IRQ/TC1IRQ to be "1" and the system into interrupt 0vector. If the TC0IEN/TC1IEN = 0, the trigger event will make the TC0IRQ/TC1IEN to be "1" but the system not into interrupt vector. Users need to care the operation under multi-interrupt situation.

➔ Example: TC0 interrupt request setup.

B0BCLR	FTC0IEN	; Disable TC0 interrupt service
B0BCLR	FTC0ENB	; Disable TC0 timer
MOV	A, #20H	;
B0MOV	TC0M, A	; Set TC0 clock = Fcpu / 64
MOV	A, #74H	; Set TC0C initial value = 74H
B0MOV	TC0C, A	; Set TC0 interval = 10 ms
B0BSET	FTC0IEN	; Enable TC0 interrupt service
B0BCLR	FTC0IRQ	; Clear TC0 interrupt request flag
B0BSET	FTC0ENB	; Enable TC0 timer
B0BSET	FGIE	; Enable GIE

➔ Example: TC0 interrupt service routine.

	ORG	8	; Interrupt vector
	JMP	INT_SERVICE	
INT_SERVICE:			
	B0XCH	A, ACCBUF	; Store ACC value.
	B0MOV	A, PFLAG	
	B0MOV	PFLAGBUF, A	
	B0BTS1	FTC0IRQ	; Check TC0IRQ
	JMP	EXIT_INT	; TC0IRQ = 0, exit interrupt vector
	B0BCLR	FTC0IRQ	; Reset TC0IRQ
	MOV	A, #74H	
	B0MOV	TC0C, A	; Reset TC0C.
	.	.	; TC0 interrupt service routine
	.	.	
EXIT_INT:			
	B0MOV	A, PFLAGBUF	
	B0MOV	PFLAG, A	
	B0XCH	A, ACCBUF	; Restore ACC value.
	RETI		; Exit interrupt vector

MULTI-INTERRUPT OPERATION

In almost conditions, the software designer uses more than one interrupt requests. Processing multi-interrupt request needs to set the priority of these interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. But the IRQ flag "1" doesn't mean the system to execute the interrupt vector. The IRQ flags can be set "1" by the events without interrupt enable. Just only any the event occurs and the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger. OTP is falling edge.
TC0IRQ	TC0C overflow. (SN8A1602A)
TC1IRQ	TC1C overflow. (SN8A1604A)

There are two works need to do for multi-interrupt conditions. One is to make a good priority for these interrupt requests. Two is using IEN and IRQ flags to decide executing interrupt service routine or not. Users have to check interrupt control bit and interrupt request flag in interrupt vector. There is a simple routine as following.

➡ Example: How do users check the interrupt request in multi-interrupt situation?

```

ORG            8                ; Interrupt vector

BOXCH          A, ACCBUF        ; Store ACC value.
BOMOV          A, PFLAG         ; Store PFLAG value
BOMOV          PFLAGBUF,A

INTP00CHK:
  B0BTS1        FP00IEN         ; Check INT0 interrupt request
  JMP           INTTC0CHK        ; Check P00IEN
  B0BTS0        FP00IRQ         ; Jump check to next interrupt
  JMP           INTP00           ; Check P00IRQ
                                ; Jump to INT0 interrupt service routine
INTTC0CHK:
  B0BTS1        FTC0IEN         ; Check TC0 interrupt request
  JMP           INT_EXIT         ; Check TC0IEN
  B0BTS0        FTC0IRQ         ; Jump to exit of IRQ
  JMP           INTTC0           ; Check TC0IRQ
                                ; Jump to TC0 interrupt service routine
INT_EXIT:
  BOMOV          A, PFLAGBUF     ; Restore PFLAG value
  BOMOV          PFLAG,A
  BOXCH          A, ACCBUF       ; Restore ACC value.

  RETI                        ; Exit interrupt vector

```



9 I/O PORT

OVERVIEW

The SN8A1602A provides up to 3 ports for users' application, consisting of one input only port (P0), two I/O ports (P1, P2,). The SN8A1602A is without input pull-up resistors. The direction of I/O port is selected by PnM register. After the system resets, these ports work as input function.


The SN8A1604A provides 4 ports for users' application, consisting of one input port (P0) and three I/O ports (P1,P2,P5). The direction of I/O port is selected by PnM register. After the system resets, these ports work as input port without pull up resistors. If the user want to read-in a signal from I/O pin, it recommends to switch I/O pin as input mode to execute read-in instruction. (B0BTS0 M.b, B0BTS1 M.b or B0MOV A,M). The pull-up resistor can be set up by the code option in the programming phase.

➤ SN8A1602A



➤ **Note: All of the latch output circuits are push-pull structures.**

➤ SN8A1604A



➤ **Note: The pull-up resistor can be set up by the code option in the programming phase.**

I/O PORT FUNCTION TABLE

➤ SN8A1602A

Port/Pin	I/O	Function Description	Remark
P0.0	I	General-purpose input function	
		External interrupt (INT0)	Falling edge
		Wakeup for power down mode	Low level
P1.0~P1.4	I/O	General-purpose input/output function	
		Wakeup for power down mode	Low level
P2.0~P2.7	I/O	General-purpose input/output function	

➤ **Note:** The P1.4 enables when the external oscillator is RC type.

➤ SN8A1604A

Port/Pin	I/O	Function Description	Remark
P0.0	I	General-purpose input function	
		External interrupt (INT0)	See <P00G1,P00G0>
		Wakeup for power down mode	Low level
P0.1	I	Wakeup for power down mode	Low level
P1.0~P1.7	I/O	General-purpose input/output function	
		Wakeup for power down mode	Low level
P2.0~P2.7	I/O	General-purpose input/output function	
P5.0~P5.3	I/O	General-purpose input/output function	

I/O PORT MODE

The port direction is programmed by PnM register. Port 0 is always input mode. Port 1 and Port 2 can select input or output direction. The each bit of PnM is set to "0", the I/O pin is input mode. The each bit of PnM is set to "1", the I/O pin is output mode.

➤ SN8A1602A

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	0	0	0	P14M	P13M	P12M	P11M	P10M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

➤ SN8A1604A

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ SN8A1602A/1604A

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ SN8A1604A

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	0	0	0	0	P53M	P52M	P51M	P50M
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

- **The PnM registers are read/write bi-direction registers. Users can program them by bit control instructions (B0BSET, B0BCLR).**

➤ Example: I/O mode selecting.

```
CLR      P1M      ; Set all ports to be input mode.
CLR      P2M
```

```
MOV      A, #0FFH ; Set all ports to be output mode.
B0MOV    P1M, A
B0MOV    P2M, A
```

```
B0BCLR   P1M.2    ; Set P1.2 to be input mode.
```

```
B0BSET   P1M.2    ; Set P1.2 to be output mode.
```

I/O PORT DATA REGISTER

➤ SN8A1602A

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	-	-	P00
Read/Write	-	-	-	-	-	-	-	R
After reset	-	-	-	-	-	-	-	0

➤ SN8A1604A

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	P03	P02	P01	P00
Read/Write	-	-	-	-	R	R	R	R
After reset	-	-	-	-	0	0	0	0

➤ SN8A1602A

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	-	-	-	P14	P13	P12	P11	P10
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

➤ SN8A1604A

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ SN8A1602A/1604A

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

➤ SN8A1604A

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	-	-	-	-	P53	P52	P51	P50
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

➤ Example: Read data from input port.

```

B0MOV      A, P0           ; Read data from Port 0
B0MOV      A, P1           ; Read data from Port 1
B0MOV      A, P2           ; Read data from Port 2

```

➤ Example: Write data to output port.

```

MOV        A, #55H         ; Write data 55H to Port 1 and Port 2
B0MOV      P1, A
B0MOV      P2, A

```

➤ Example: Write one bit data to output port.

```

B0BSET     P1.3            ; Set P1.3 and P2.5 to be "1".
B0BSET     P2.5
B0BCLR     P1.3            ; Set P1.3 and P2.5 to be "0".
B0BCLR     P2.5

```

➤ Example: Port bit test.

```


B0BTS1     P0.0            ; Bit test 1 for P0.0
B0BTS0     P1.2            ; Bit test 0 for P1.2

```

10 PCB LAYOUT NOTICE


POWER CIRCUIT

The right placement of bypass capacitors in single VDD case



The micro-controller's power must be very clean and stable, otherwise the MCU operation could be affected by noise through power plane. Connect appropriate bypass capacitors between VDD and VSS can reform noise influence and get a better power source. In general speaking, a 0.1µF and a 1u to 47µF bypass capacitor are necessary. The purpose of 0.1µF capacitor is to bypass high frequency noise and the 1u to 47µF capacitor is to provide a stable power tank. The distance between bypass capacitors and power pin of MCU should be as close as possible. It's useless to just put the bypass capacitors on power supply side and far away the VDD pin of MCU.


The right placement of bypass capacitors in multiple VDD case



The micro-controller's power must be very clean and stable or easy affected by noise through power plane. To add the bypass capacitor between VDD and VSS can reform noisy effecting and get a better power source. In normal condition, the bypass capacitors are 0.1uF and 1u ~47uF. The 0.1uF capacitor is necessary and the 1u ~47uF capacitor is set better. The bypass capacitors should be approached to the micro-controller's power pins as closely as possible. Don't set the bypass capacitors on power source terminal directly. That is useless.

Some SONiX micro-controllers have multi-power pins. These micro-controllers have more than one VDD and VSS. For external circuit application, VDDs should be connected together like one VDD dot and the VSSs also should be connected together like a VSS dot. The center of VDDs or VSSs must be very closely to the micro-controller. The bypass capacitors are set between the VDD center and VSS center.


GENERAL PCB POWER LAYOUT



Under circuit working condition, there are transient current, voltage or external noise through the power line and make the power not stable. The power changing may let the system operating error or fail. To separate the PCB to different area is a good solution and work. In above the diagram, the power and ground are together and have the same direction. The PCB board separates to three areas. There is one power source into the PCB and separate three channels into each area. One area just only looks like within a single power. This way can get a good and unique power of each area.



EXTERNAL OSCILLATOR CIRCUIT

Crystal/Ceramic Resonator Oscillator Circuit



Using Crystal/Ceramic resonator to generate the external clock needs to connect two 20pF bypass capacitor from XIN and XOUT pin of micro-controller to VSS. The two terminals of crystal/ceramic resonator connect to XIN and XOUT pin of micro-controller. The VSS of the bypass capacitor must be connected to the VSS pin of micro-controller first. It is necessary to get a stable oscillator output. Don't connect the VSS of the bypass capacitor to the power source individually. That makes the oscillator to be affected by the power ground easily. The external oscillator circuit must approach to the micro-controller as closely as possible.


RC Type Oscillator Circuit

**CORRECT****FALSE**

Using RC oscillator to generate the external clock needs to connect one 0.1uF bypass capacitor from XIN of micro-controller to VSS. The VSS of the bypass capacitor must be connected to the VSS pin of micro-controller first. It is necessary to get a stable oscillator output. Don't connect the VSS of the bypass capacitor to the power source individually. That makes the oscillator to be affected by the power ground easily. The external oscillator circuit must approach to the micro-controller as closely as possible.


EXTERNAL RESET CIRCUIT

SN8A17xx Series OTP Micro-controller




The external reset circuit is a simple RC circuit. The resistor is set between VDD and RST pin of the micro-controller. The bypass capacitance is between RST pin and VSS of the micro-controller. The VDD and VSS of the reset circuit must be connected to the VDD and VSS pins of the micro-controller. It makes the reset status more stable. Don't connect the VDD and VSS of the reset circuit to the power source individually. The external reset circuit must approach to the micro-controller as closely as possible.

SN8A1600 Series OTP Micro-controller and All Series MASK Micro-controller



CORRECT



FALSE

For SONiX 1600 series micro-controller, the external reset circuit is just only a bypass capacitor. The VDD is into RST pin of the micro-controller directly. The bypass capacitance is between RST pin and VSS of the micro-controller. The VDD and VSS of the reset circuit must been connected to the VDD and VSS pins of the micro-controller. It makes the reset status more stable. Don't connect the VDD and VSS of the reset circuit to the power source individually. The external reset circuit must approach to the micro-controller as closely as possible.

11 CODE OPTION TABLE

SN8A1602A

Code Option	Content	Function Description
High_Clk	RC	Low cost RC for external high clock oscillator
	32K X'tal	Low frequency, power saving crystal (e.g. 32.768K) for external high clock oscillator
	12M X'tal	High speed crystal /resonator (e.g. 12M) for external high clock oscillator
	4M X'tal	Standard crystal /resonator (e.g. 3.58M) for external high clock oscillator
High_Clk / 2	Enable	External high clock divided by two, Fosc = high clock / 2
	Disable	Fosc = high clock
OSG	Enable	Enable Oscillator Safe Guard function
	Disable	Disable Oscillator Safe Guard function
Watch_Dog	Enable	Enable Watch Dog function
	Disable	Disable Watch Dog function

SN8P1604

Code Option	Content	Function Description
High_Clk	RC	Low cost RC for external high clock oscillator
	32K X'tal	Low frequency, power saving crystal (e.g. 32.768K) for external high clock oscillator
	12M X'tal	High speed crystal /resonator (e.g. 12M) for external high clock oscillator
	4M X'tal	Standard crystal /resonator (e.g. 3.58M) for external high clock oscillator
High_Clk / 2	Enable	External high clock divided by two, Fosc = high clock / 2
	Disable	Fosc = high clock
OSG	Enable	Enable Oscillator Safe Guard function
	Disable	Disable Oscillator Safe Guard function
Watch_Dog	Enable	Enable Watch Dog function
	Disable	Disable Watch Dog function
Pull_Up	Enable	Enable all on-chip pull-up resistors
	Disable	Disable all on-chip pull-up resistors
INT_16K_RC	Always_ON	Force Watch Dog Timer clock source come from INT 16K RC. Also INT 16 RC never stop both in power down and green mode that means Watch Dog Timer will always enable both in power down and green mode.
	By_CPUM	Enable or Disable internal 16K(at 3V) RC clock by CPUM register
RST_P03	P03	Set P0.3 as input only I/O with wakeup function
	RST	Set P0.3 as Reset pin

12 CODING ISSUE

TEMPLATE CODE

```

;*****
; FILENAME   : TEMPLATE.ASM
; AUTHOR    : SONiX
; PURPOSE   : Template Code for SN8X16XX
; REVISION  : 09/01/2002 V1.0   First issue
;*****
;* (c) Copyright 2002, SONiX TECHNOLOGY CO., LTD.
;*****

CHIP      SN8A1602A                ; Select the CHIP

;-----
;                               Include Files
;-----

.nolist                                ; do not list the macro file

        INCLUDESTD      MACRO1.H
        INCLUDESTD      MACRO2.H
        INCLUDESTD      MACRO3.H

.list                                ; Enable the listing function

;-----
;                               Constants Definition
;-----
;   ONE      EQU      1

;-----
;                               Variables Definition
;-----
.DATA
        org      0h                ;Data section start from RAM address 0
        Wk00     DS      1          ;Temporary buffer for main loop
        Iwk00    DS      1          ;Temporary buffer for ISR
        AccBuf   DS      1          ;Accumulator buffer
        PflagBuf DS      1          ;PFLAG buffer

;-----
;                               Bit Variables Definition
;-----

        Wk00B0    EQU      Wk00.0    ;Bit 0 of Wk00
        Iwk00B1   EQU      Iwk00.1   ;Bit 1 of Iwk00

```

```

;-----
;                                     Code section
;-----

.CODE

    ORG        0                ;Code section start
    jmp        Reset           ;Reset vector
                                ;Address 4 to 7 are reserved

    ORG        8
    jmp        Isr             ;Interrupt vector

    ORG        10h
;-----
; Program reset section
;-----
Reset:
    mov        A,#07Fh          ;Initial stack pointer and
    b0mov      STKP,A           ;disable global interrupt
    b0mov      PFLAG,#00h       ;pflag = x,x,x,x,x,c,dc,z
    mov        A,#40h           ;Clear watchdog timer and initial system mode
    b0mov      OSCM,A

    call       ClrRAM            ;Clear RAM
    call       SysInit           ;System initial
    b0bset     FGIE             ;Enable global interrupt

;-----
; Main routine
;-----
Main:
    b0bclr     FWDRST           ;Clear watchdog timer

    call       MnApp

    jmp        Main

;-----
; Main application
;-----
MnApp:

    ; Put your main program here

    ret

;-----
; Jump table routine
;-----
    ORG        0x0100           ;The jump table should start from the head
                                ;of boundary.

    b0mov      A,Wk00
    and        A,#3
    ADD        PCL,A
    jmp        JmpSub0
    jmp        JmpSub1
    jmp        JmpSub2
;-----

```

```

JumpSub0:
    ; Subroutine 1
    jmp      JumpExit

JumpSub1:
    ; Subroutine 2
    jmp      JumpExit

JumpSub2:
    ; Subroutine 3
    jmp      JumpExit

JumpExit:
    ret                      ;Return Main

;-----
; Isr (Interrupt Service Routine)
; Arguments :
; Returns   :
; Reg Change:
;-----
Isr:
;-----
; Save ACC
;-----

    b0xch      A,AccBuf      ;B0xch instruction do not change C,Z flag

    b0mov      A,PFLAG
    b0mov      PflagBuf,A

;-----
; Interrupt service routine
;-----

    b0bts0     FP00IRQ
    jmp        INT0isr
    b0bts0     FTC0IRQ
    jmp        TC0isr

;-----
; Exit interrupt service routine
;-----

IsrExit:

    b0mov      A, PflagBuf
    b0mov      PFLAG, A      ;Restore the PFlag
    b0xch      A,AccBuf      ;Restore the Reg. A
                                ;B0xch instruction do not change C,Z flag
    reti        ;Exit the interrupt routine

```

```
;-----
; INT0 interrupt service routine
;-----
INT0isr:
    b0bclr        FP00IRQ

    ;Process P0.0 external interrupt here

    jmp           IsrExit

;-----
; TC0 interrupt service routine
;-----
TC0isr:
    b0bclr        FTC0IRQ

    ;Process TC0 interrupt here

    jmp           IsrExit

;-----
; SysInit
; System initial to define Register, RAM, I/O, Timer.....
;-----
SysInit:

    ret

;-----
; ClrRAM
; Use index @YZ to clear RAM (00h~2Fh)
;-----

ClrRAM:

    clr           Y                ;
    b0mov        Z,#0x2f          ;Set @YZ address from 2fh

ClrRAM10:
    clr          @YZ              ;Clear @YZ content
    decms        Z               ;z = z - 1 , skip next if z=0
    jmp          ClrRAM10
    clr          @YZ              ;Clear address $00

    ret

;-----
ENDP
```


CHIP DECLARATION IN ASSEMBLER

Assembler	MASK Device Part Number
CHIP SN8A1602A	SN8A1602A
CHIP SN8A1604A	SN8A1604A

PROGRAM CHECK LIST

Item	Description
Undefined Bits	All bits those are marked as "0" (undefined bits) in system registers should be set "0" to avoid unpredicted system errors.
PWM1	Set PWM1 (P5.3) pin as output mode.
Interrupt	Do not enable interrupt before initializing RAM.
Non-Used I/O	Non-used I/O ports should be set as output low mode or pull-up at input mode to save current consumption.
Sleep Mode	Enable on-chip pull-up resistors of port 0 and port 1 to avoid unpredicted wakeup.
Stack Buffer	Be careful of function call and interrupt service routine operation. Don't let stack buffer overflow or underflow.
System Initial	<ol style="list-style-type: none"> 1. Write 0x7F into STKP register to initial stack pointer and disable global interrupt 2. Clear all RAM. 3. Initialize all system register even unused registers.
Noisy Immunity	<ol style="list-style-type: none"> 1. Enable OSG and High_Clk / 2 code option together 2. Enable the watchdog option to protect system crash. 3. Non-used I/O ports should be set as output low mode 4. Constantly refresh important system registers and variables in RAM to avoid system crash by a high electrical fast transient noise.

13 INSTRUCTION SET TABLE

Field	Mnemonic		Description	C	DC	Z	Cycle
MOV	MOV	A,M	$A \leftarrow M$	-	-	√	1
	MOV	M,A	$M \leftarrow A$	-	-	-	1
	B0MOV	A,M	$A \leftarrow M$ (bank 0)	-	-	√	1
	B0MOV	M,A	M (bank 0) $\leftarrow A$	-	-	-	1
	MOV	A,I	$A \leftarrow I$	-	-	-	1
	B0MOV	M,I	$M \leftarrow I$, (M = only for Working registers R, Y, Z, RBANK & PFLAG)	-	-	-	1
	XCH	A,M	$A \leftrightarrow M$	-	-	-	1
	B0XCH	A,M	$A \leftrightarrow M$ (bank 0)	-	-	-	1
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
ADC	ADC	A,M	$A \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1
	ADC	M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1
	ADD	A,M	$A \leftarrow A + M$, if occur carry, then C=1, else C=0	√	√	√	1
	ADD	M,A	$M \leftarrow M + A$, if occur carry, then C=1, else C=0	√	√	√	1
	B0ADD	M,A	M (bank 0) $\leftarrow M$ (bank 0) + A, if occur carry, then C=1, else C=0	√	√	√	1
	ADD	A,I	$A \leftarrow A + I$, if occur carry, then C=1, else C=0	√	√	√	1
	SBC	A,M	$A \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√	√	1
	SBC	M,A	$M \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√	√	1
	SUB	A,M	$A \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1
	SUB	M,A	$M \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1
SUB	SUB	A,I	$A \leftarrow A - I$, if occur borrow, then C=0, else C=1	√	√	√	1
	DAA		To adjust ACC's data format from HEX to DEC.	√	-	-	1
AND	AND	A,M	$A \leftarrow A$ and M	-	-	√	1
	AND	M,A	$M \leftarrow A$ and M	-	-	√	1
	AND	A,I	$A \leftarrow A$ and I	-	-	√	1
	OR	A,M	$A \leftarrow A$ or M	-	-	√	1
	OR	M,A	$M \leftarrow A$ or M	-	-	√	1
	OR	A,I	$A \leftarrow A$ or I	-	-	√	1
	XOR	A,M	$A \leftarrow A$ xor M	-	-	√	1
	XOR	M,A	$M \leftarrow A$ xor M	-	-	√	1
	XOR	A,I	$A \leftarrow A$ xor I	-	-	√	1
SWAP	SWAP	M	$A(b3 \sim b0, b7 \sim b4) \leftarrow M(b7 \sim b4, b3 \sim b0)$	-	-	-	1
	SWAPM	M	$M(b3 \sim b0, b7 \sim b4) \leftarrow M(b7 \sim b4, b3 \sim b0)$	-	-	-	1
	RRC	M	$A \leftarrow RRC M$	√	-	-	1
	RRCM	M	$M \leftarrow RRC M$	√	-	-	1
	RLC	M	$A \leftarrow RLC M$	√	-	-	1
	RLCM	M	$M \leftarrow RLC M$	√	-	-	1
	CLR	M	$M \leftarrow 0$	-	-	-	1
	BCLR	M.b	$M.b \leftarrow 0$	-	-	-	1
	BSET	M.b	$M.b \leftarrow 1$	-	-	-	1
	B0BCLR	M.b	$M(bank 0).b \leftarrow 0$	-	-	-	1
	B0BSET	M.b	$M(bank 0).b \leftarrow 1$	-	-	-	1
CMPS	CMPS	A,I	$ZF,C \leftarrow A - I$, If A = I, then skip next instruction	√	-	√	1 + S
	CMPS	A,M	$ZF,C \leftarrow A - M$, If A = M, then skip next instruction	√	-	√	1 + S
	INCS	M	$A \leftarrow M + 1$, If A = 0, then skip next instruction	-	-	-	1 + S
	INCMS	M	$M \leftarrow M + 1$, If M = 0, then skip next instruction	-	-	-	1 + S
	DECS	M	$A \leftarrow M - 1$, If A = 0, then skip next instruction	-	-	-	1 + S
	DECMS	M	$M \leftarrow M - 1$, If M = 0, then skip next instruction	-	-	-	1 + S
	BTS0	M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1	M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
	JMP	d	$PC15/14 \leftarrow RomPages1/0, PC13 \sim PC0 \leftarrow d$	-	-	-	2
	CALL	d	$Stack \leftarrow PC15 \sim PC0, PC15/14 \leftarrow RomPages1/0, PC13 \sim PC0 \leftarrow d$	-	-	-	2
RET	RET		$PC \leftarrow Stack$	-	-	-	2
RETI	RETI		$PC \leftarrow Stack$, and to enable global interrupt	-	-	-	2
RETLW	RETLW		$PC \leftarrow Stack$, and to load a value by PC+A	-	-	-	2
NOP	NOP		No operation	-	-	-	1

14 ELECTRICAL CHARACTERISTIC

ABSOLUTE MAXIMUM RATING

		(All of the voltages referenced to Vss)
Supply voltage (Vdd).....	- 0.3V ~ 6.0V	
Input in voltage (Vin).....	Vss - 0.2V ~ Vdd + 0.2V	
Operating ambient temperature (Topr).....	0°C ~ + 70°C	
Storage ambient temperature (Tstor).....	-30°C ~ + 125°C	
Power consumption (Pc).....	500 mW	


STANDARD ELECTRICAL CHARACTERISTIC

(All of voltages referenced to Vss, Vdd = 5.0V, fosc = 3.579545 MHz, ambient temperature is 25°C unless otherwise notice.)

PARAMETER	SYM.	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp = Vdd	2.2	5.0	5.5	V
		Programming mode, Vpp = 12.5V	4.5	5.0	5.5	
RAM Data Retention voltage	Vdr		-	1.5	-	V
Input Low Voltage	ViL1	All input pins except those specified below	Vss	-	0.3Vdd	V
	ViL2	Input with Schmitt trigger buffer - Port0	Vss	-	0.2Vdd	V
	ViL3	Reset pin ; Xin (in RC mode)	Vss	-	0.3Vdd	V
	ViL4	Xin (in X'tal mode)	Vss	-	0.3Vdd	V
Input High Voltage	ViH1	All input pins except those specified below	0.7Vdd	-	Vdd	V
	ViH2	Input with Schmitt trigger buffer -Port0	0.8Vdd	-	Vdd	V
	ViH3	Reset pin ; Xin (in RC mode)	0.9Vdd	-	Vdd	V
	ViH4	Xin (in X'tal mode)	0.7Vdd	-	Vdd	V
Reset pin leakage current	Ilekg	Vin = Vdd	-	-	1	uA
I/O port input leakage current	Ilekg	Pull-up resistor disable, Vin = Vdd	-	-	2	uA
Port1 output source current sink current	IoH	Vop = Vdd - 0.5V	-	15	-	mA
	IoL	Vop = Vss + 0.5V	-	15	-	
Port2 output source current sink current	IoH	Vop = Vdd - 0.5V	-	15	-	mA
	IoL	Vop = Vss + 0.5V	-	15	-	
INTn trigger pulse width	Tint0	INT0 ~ INT2 interrupt request pulse width	2/fcpu	-	-	cycle
Oscillator Frrquency	Fosc	Crystal type or ceramic resonator	32968	4M	20M	Hz
		VDD = 3V, RC type for external mode	-	8M	-	
		VDD = 5V, RC type for external mode	-	15M	-	
Supply Current	Idd1	Run Mode	Vdd= 5V 4Mhz	-	5	mA
			Vdd= 3V 4Mhz	-	1.5	mA
			Vdd= 3V 32768Hz	-	45	uA
	Idd2	Internal RC mode (16KHz, 3V)	Vdd= 5V	-	18	uA
			Vdd= 3V	-	15	uA
	Idd3	Stop mode	Vdd= 5V	-	9	uA
			Vdd= 3V	-	2.5	uA
LVD Detect Voltage	Vdet	Low voltage detect level	-	1.8	-	V
LVD current	Ilvd	LVD enable operating current	-	2	-	uA


15 PACKAGE INFORMATION

SOP28PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
A	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.697	0.705	0.713	17.704	17.907	18.110
E	0.291	0.295	0.299	7.391	7.493	7.595
H	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	0°	4°	8°	0°	4°	8°

SK-DIP28PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
A	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.114	0.130	0.135	2.896	3.302	3.429
D	1.390	1.390	1.400	35.306	35.306	35.560
E	0.310	-	-	7.874	-	-
E1	0.283	0.288	0.293	7.188	7.315	7.442
L	0.115	0.130	0.150	2.921	3.302	3.810
eB	0.330	0.350	0.370	8.382	8.890	9.398
θ°	0°	7°	15°	0°	7°	15°

SONiX MASK APPROVAL SHEET

SN8A160X

1. Company (Customer) : _____ Date : ____ - ____ - ____

2. MCU Part Number : _____ Code number : _____ - _____

3. Filename : _____ .SN8 Checksum : _____ (EPROM)

4. Approved by : ☐ OTP ☐ ICE ICE Version (e.g. S8KD-2): _____

5. Supply Voltage : _____ Volt High clock = _____ Hz

6. Code Option (SN8A160X)

High_Clk	<input type="checkbox"/> 4M_X'tal	<input type="checkbox"/> RC
	<input type="checkbox"/> 12M_X'tal (High speed crystal > 12M)	<input type="checkbox"/> 32K_X'tal
Watch_Dog	<input type="checkbox"/> Enable <input type="checkbox"/> Disable	High_Clk / 2 <input type="checkbox"/> Enable <input type="checkbox"/> Disable
OSG	<input type="checkbox"/> Enable <input type="checkbox"/> Disable	LVD <input type="checkbox"/> Enable <input type="checkbox"/> Disable
Pull_Up (SN8A1604A Only)	<input type="checkbox"/> Enable <input type="checkbox"/> Disable	INT_16K_RC <input type="checkbox"/> Always_on <input type="checkbox"/> By_CPUM (SN8A1604A Only)

7. Package mark (for package type only)

Standard form

SONiX
Product no.
Date code

Customer form

Date code

← For customer use line 1

← For customer use line 2

Signature Customer : _____

Agent : _____

SONiX : _____

TEL: (03)551-0520 FAX: (03)551-0523

Factory: 9F, No. 8, Lane 32 Hsien Cheng 5th St., Chupei City, Hsinchu, Taiwan

TEL: (02)2759-1980 FAX: (02)2759-8180

Sales Office: 12F-2, No. 171, Song Ted Rd., Taipei, Taiwan

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for use as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

Main Office:

Address: 9F, NO. 8, Hsien Cheng 5th St, Chupei City, Hsinchu, Taiwan R.O.C.

Tel: 886-3-551 0520

Fax: 886-3-551 0523

Taipei Office:

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980

Fax: 886-2-2759 8180

Hong Kong Office:

Address: Flat 3 9/F Energy Plaza 92 Granville Road, Tsimshatsui East Kowloon.

Tel: 852-2723 8086

Fax: 852-2723 9179

Technical Support by Email:

Sn8fae@sonix.com.tw